aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2014-05-08Add support for emulating the MSP430 hardware multiply feature.Nick Clifton2-23/+192
2014-04-02Add support for two new moxie sign-extension instructionsAnthony Green2-2/+22
2014-03-19Improve .rsrc section merging with better handling of the alignment adjustmentsNick Clifton1-0/+6
2014-03-18Convert function declarations to ISO C format. Remove redundant code.Nick Clifton1-99/+60
2014-03-14Add support for instruction level tracing to the ARM simulator.Nick Clifton7-94/+245
2014-03-14Prevent writes to R15 via LDR or LDM from changing the ARM/Thumb state in pre...David McQuillan3-3/+23
2014-03-12Add myself as the maintainer for the MSP430 sim.Nick Clifton2-0/+5
2014-03-10sim: msp430: start a test frameworkMike Frysinger9-0/+120
2014-03-10sim: msp430: set initial PC to ELF entry if availableMike Frysinger2-1/+11
2014-03-10sim: msp430: fix build time warningsMike Frysinger2-2/+7
2014-03-10sim: constify arg to sim_do_commandMike Frysinger30-28/+95
2014-03-05sim: constify prog_nameMike Frysinger35-22/+89
2014-03-04sim: convert old style prototypesMike Frysinger26-266/+209
2014-02-17 Revise signal mapping function in GDB interface for RX sim.Kevin Buettner2-29/+18
2014-02-17sim: delete duplicate SIGINT handlingMike Frysinger10-57/+31
2014-02-17sim: ppc: drop $(LIBS) from psim dependencyAaro Koskinen2-3/+7
2014-01-07remove VA_* macros from simTom Tromey4-5/+11
2014-01-07remove PARAMS from simTom Tromey33-430/+459
2014-01-01Update Copyright year range in all files maintained by GDB.Joel Brobecker546-546/+546
2013-12-07sim: bfin: tests: make run-tests.sh executableMike Frysinger2-0/+4
2013-12-07strip off +x bits on non-executable/script filesMike Frysinger1-0/+4
2013-11-252013-11-25 Steve Ellcey <sellcey@mips.com>Steve Ellcey2-1/+5
2013-11-07sim/ChangeLog: Correct bug number in previous commit.Will Newton1-1/+1
2013-11-07sim/arm: Prevent crash when running sim with no binary.Will Newton2-0/+8
2013-11-07sim/arm: Prevent NULL pointer dereference in sim_create_inferior.Will Newton2-4/+14
2013-10-15 * Makefile.in (srcsim): New variable.Hans-Peter Nilsson2-1/+7
2013-10-15 * create-version.sh: Align parameters to match those ofHans-Peter Nilsson3-6/+19
2013-10-09sim/erc32/ChangeLog:Sergio Durigan Junior2-3/+16
2013-09-23Regenerate sim configure files to pick up support for powerpc64le inAlan Modra55-137/+9417
2013-09-03sim: mark complete_option_list args const to fix build warningsMike Frysinger2-1/+5
2013-08-08 * gdb-if.c (hw_breakpoints): Remove.Kevin Buettner2-10/+15
2013-06-28move version.in from gdb/common back to gdbTom Tromey5-3/+14
2013-06-28* rx.c (SHIFT_OP): A shift by zero still sets the condition codes.Nick Clifton2-2/+6
2013-06-26 * Makefile.in (dtbdir): Don't use gdb's version.in.Tom Tromey2-1/+5
2013-06-24Adapt sim to new version number & date locations.Joel Brobecker5-11/+51
2013-06-24sim: bfin: note missing parallel handling of SEARCHMike Frysinger2-0/+18
2013-06-24sim: bfin: handle invalid HLs encoding in dsp shift insnsMike Frysinger2-5/+16
2013-06-24sim: bfin: run-tests.sh: fix typo in usage exitMike Frysinger2-1/+5
2013-06-24sim: bfin: se_all32bitopcodes: skip debug insns under the simMike Frysinger2-1/+18
2013-06-24sim: bfin: speed up all insn testcases slightlyMike Frysinger2-2/+8
2013-06-23sim: bfin: trim trailing whitespaceMike Frysinger2-1/+5
2013-06-21 * msp430: New Directory.Nick Clifton17-0/+8534
2013-06-19sim: bfin: stricter insn decodingMike Frysinger2-50/+86
2013-06-17sim: bfin: tweak run-tests for parallel usageMike Frysinger2-6/+34
2013-06-17sim: bfin: add helpful info for generating test tablesMike Frysinger2-0/+23
2013-06-17sim: bfin: drop RET[ENI] setupMike Frysinger2-3/+4
2013-06-17sim: bfin: add flush/HWERR todoMike Frysinger2-0/+8
2013-06-10sim: bfin: only regen linux-fixed-code.h in maintainer modeMike Frysinger2-1/+6
2013-06-05sim: use AM_MAINTAINER_MODEMike Frysinger76-337/+1802
2013-05-15sim: arm: add support for MOVW and MOVT instructionsMike Frysinger4-4/+71
generated by cgit v1.1 at 2024-11-22 10:15:33 +0000