aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Collapse)AuthorFilesLines
1998-01-20* aclocal.m4: Recognize --enable-maintainer-mode.Doug Evans24-511/+1149
*/configure: Regenerated.
1998-01-20* arch-defs.h: Deleted.Doug Evans2-241/+1184
* sem-switch.c: Regenerate.
1998-01-20* cpu.h: New file.Doug Evans3-0/+907
1998-01-20Regenerate.Doug Evans3-3418/+1187
1998-01-20 * arch.c, arch.h, cpuall.h: New files.Doug Evans11-1837/+496
* arch-defs.h: Deleted. * mloop.in: Renamed from mainloop.in. * sem.c: Renamed from semantics.c. * Makefile.in: Update. * sem-ops.h: Deleted. * mem-ops.h: Deleted. start-sanitize-cygnus Add cgen support for generating files. end-sanitize-cygnus (arch): Renamed from CPU. * decode.c: Redone. * decode.h: Redone. * extract.c: Redone. * model.c: Redone. * sem-switch.c: Redone. * sem.c: Renamed from semantics.c, and redone. * m32r-sim.h (PROFILE_COUNT_FILLNOPS): Update. (GETTWI,SETTWI,BRANCH_NEW_PC): Define. * m32r.c (WANT_CPU,WANT_CPU_M32R): Define. (m32r_{fetch,store}_register): New functions. (model_mark_{get,set}_h_gr): Prefix with m32r_. (m32r_model_mark_{busy,unbusy}_reg): Prefix with m32r_. (h_cr_{get,set}): Prefix with m32r_. (do_trap): Fetch state from current_cpu, not current_state. Call sim_engine_halt instead of engine_halt. * sim-if.c (alloc_cpu): New function. (free_state): New function. (sim_open): Call sim_state_alloc, and malloc space for selected cpu type. Call sim_analyze_program. (sim_create_inferior): Handle selected cpu type when setting PC. start-sanitize-m32rx (sim_resume): Handle m32rx. end-sanitize-m32rx (sim_stop_reason): Deleted. (print_m32r_misc_cpu): Update. start-sanitize-m32rx (sim_{fetch,store}_register): Handle m32rx. end-sanitize-m32rx (sim_{read,write}): Deleted. (sim_engine_illegal_insn): New function. * sim-main.h: Don't include arch-defs.h,sim-core.h,sim-events.h. Include arch.h,cpuall.h. Include cpu.h,decode.h if m32r. start-sanitize-m32rx Include cpux.h,decodex.h if m32rx. end-sanitize-m32rx (_sim_cpu): Include member appropriate cpu_data member for the cpu. (M32R_MISC_PROFILE): Renamed from M32R_PROFILE. (sim_state): Delete members core,events,halt_jmp_buf. Change `cpu' member to be a pointer to the cpu's struct, rather than record inside the state struct. * tconfig.in (WITH_DEVICES): Define here. (WITH_FAST,WITH_SEM_SWITCH_{FULL,FAST}): Define for the cpu.
1998-01-20* Make-common.in (cgen-run.o,cgen-scache.o): Delete cgen-scache.h dep.Doug Evans2-4/+3
1998-01-20sanitize keep-cygnus cgen generationDoug Evans3-1/+41
1998-01-19 * Make-common.in (cgen-{arch,cpu,decode}): New targets.Doug Evans4-3/+220
* cgen.sh: New file. * cgen-scache.h: Deleted. * cgen-scache.c: Only compile contents if WITH_SCACHE. (scache_init): Use runtime computed size of SCACHE. (scache_flush): Likewise. * cgen-mem.h (GETIMEMU[QHSD]I): Declare. ([GS]ETT{QI,UQI,HI,UHI,SI,USI,DI,UDI}): Declare. * cgen-sim.h: Scache support moved here. (PC): Redo definition. (ARGBUF,SCACHE,PARALLEL_EXEC): Provide forward decls. (DECODE): Add parallel execution support. Only include semantic label members if using switch. (SWITCH,CASE,BREAK,DEFAULT,ENDSWITCH): Portable computed goto support. (CGEN_CPU): Delete members exec_state, halt_sigrc, halt_jmp_buf. (IADDR,CIA,SEM_ARG,EX_FN_NAME,SEM_FN_NAME,RECORD_IADDR,SEM_ARGBUF, SEM_NEXT_PC,SEM_BRANCH_VIA_{CACHE,ADDR},SEM_NEW_PC_ADDR): Moved here from cgen-types.h. (engine_{stop,run,resume,halt,signal}): Delete decls. * cgen-types.h (CGEN_{XCAT3,CAT3}): Delete. (argbuf,scache): Delete forward decls. (STATE): Delete decl. * cgen-utils.c: Don't include decode.h, mem-ops.h, sem-ops.h. Include cgen-mem.h, cgen-ops.h. (engine_halt,engine_signal): Delete. ({ex,exc,sem,semc}_illegal): Delete. (sim_disassemble_insn): Result of extract fn is in bits. * genmloop.sh: Rewrite.
1998-01-19 * sim-base.h (sim_state_base): Delete member `model'.Doug Evans1-45/+524
(sim_cpu_base): Add member `model'. * sim-model.h (IMP_PROPERTIES): New type. (MACH): New members imp_props, models. (models): Delete decl. * sim-model.c (set_model): Update. * sim-profile.c (profile_print_model): Update.
1998-01-19 * sim-utils.c (sim_state_alloc): Delete setting of cpu backlink here.Doug Evans1-0/+29
1998-01-19Fix comment.Doug Evans1-0/+78
1998-01-16replaced call to CGEN_INSN_SYNTAX()->mnemonic with CGEN_INSN_MNEMONIC()Nick Clifton2-9/+23
1998-01-16Fix typo: .syntax.name should have been .nameNick Clifton2-2/+11
1998-01-16* Initial Device SupportIan Carmichael34-0/+24805
* *Modified Files: * .Sanitize ChangeLog *Added Files: * Makefile.in README.Cygnus config.in configure configure.in * device.c device.h dma.c dma.h engine-sky.c gencode.c gpuif.c * gpuif.h hardware.c hardware.h interp.c m16.igen mdmx.igen * mips.dc mips.igen pke0.c pke0.h pke1.c pke1.h r5900.igen * sim-main.h tconfig.in vr5400.igen vu0.c vu0.h vu1.c vu1.h
1998-01-16Document existence of old (gencode) and new (igen) MIPS ISA simulators.Andrew Cagney1-0/+39
1998-01-15* configure.in: Add sky supportIan Carmichael2-0/+35
* configure: Regenerated
1998-01-15Initial file creationIan Carmichael2-0/+43
1998-01-15Sky SanitizationIan Carmichael1-0/+7
1998-01-05 * interp.c (sim_monitor): Handle Densan monitor outbyteMark Alexander2-0/+13
and inbyte functions.
1997-12-29 * interp.c (sim_engine_run): msvc cpp barfs on #if (a==b!=c).Felix Lee2-284/+284
1997-12-15In nrun.c, look for sigaction & SA_RESTART. When both present,Andrew Cagney4-56/+65
install cntrl-c (SIGINT) handler with no SA_RESTART bit set.
1997-12-13For MADD et.al. instructions sign extend 32 bit result assigned to aAndrew Cagney2-2/+9
register.
1997-12-12 * configure.in (sim_igen_filter): Multi-sim vr5000 - vr5000 orJeff Law3-43/+55
vr5400 with the vr5000 as the default.
1997-12-12Renamed v850eq -> v850eaNick Clifton3-35/+14
1997-12-12Parent directory renamed.Nick Clifton27-1884/+0
1997-12-11sanitization fixes. (files not mentioned, fences misspelled)Felix Lee2-0/+9
1997-12-11 * mips.igen (MSUB): Fix to work like MADD.Jeff Law3-568/+476
* gencode.c (MSUB): Similarly.
1997-12-09Test/fix d10v RTE instruction.Andrew Cagney2-0/+19
1997-12-09For bfd, add vr5400 and vr5000 mips machine variants to list of machines.Andrew Cagney2-11/+17
For sim/mips, enable multi-sim support when mips64vr5400-elf is target. For sim/igen, allow specification of a default machine (will need more work later).
1997-12-08Fix typo, REP_S was refering to REP_E register.Andrew Cagney3-1/+9
Add test.
1997-12-08For "trap", IBT and RIE exceptions, mask all PSW.SM. NB: SteppingAndrew Cagney4-87/+172
through an exception may not work correctly. For GDB reads/writes to the control registers, ensure the cpu state is updated correctly.
1997-12-05Reverrt breakpoint back to its old value.Nick Clifton1-0/+4
1997-12-05Reverrt BREAK value back to its old valueNick Clifton1-1/+1
1997-12-05 * m32r-sim.h (MSPR_ADDR): New macro.Doug Evans2-8/+19
(m32r_mspr_device): Declare. (struct _devicep: Define. * m32r.c (m32r_mspr_device): New global. (device_{io_{read,write}_buffer,error}): New functions. * mem-ops.h (SETMEM*): Use sim_core_write_map, not read map. * sim-if.c: Delete redundant inclusion of cpu-sim.h. (sim_open): Attach device to handle MSPR register. * sim-main.h (WITH_DEVICES): Define as 1. Include cpu-sim.h.
1997-12-05 * Make-common.in (sim-core.o): Depend on $(sim_main_headers).Doug Evans1-0/+6
* sim-config.h (WITH_TREE_PROPERTIES): Define as 0. * sim-config.c (sim_config): Replace WITH_DEVICES with WITH_TREE_PROPERTIES.
1997-12-04Regenerate configure files.Doug Evans9-124/+251
1997-12-04Add DM (bit 4) to PSW. See 7-1 for more info.Andrew Cagney7-0/+72
Test.
1997-12-04 * configure.in (SIM_AC_OPTION_ENVIRONMENT): Call.Doug Evans2-0/+12
* configure: Regenerated.
1997-12-04 * Make-common.in (SIM_ENVIRONMENT): New variable.Doug Evans5-110/+222
(CONFIG_CFLAGS): Add it. * aclocal.m4 (SIM_AC_OPTION_ENVIRONMENT): Handle --enable-sim-environment option. * configure: Regenerated. * sim-config.h (environment support): Rewrite. * sim-config.c (current_environment): Define as enum, unconditionally. (current_alignment): Define unconditionally. (config_environment_to_a): Update. (config_alignment_to_a): Fix type of argument. Define unconditionally. (sim_config): Handle environment and alignment determination unconditionally. Delete sanity checks of current_environment, unnecessary. (print_sim_config): Update. * sim-options.c (STANDARD_OPTIONS enum): Add OPTION_ENVIRONMENT. (standard_options): Add --environment. (standard_option_handler): Likewise.
1997-12-04Fixed sanitization,Nick Clifton2-209/+88
Changed pattern for break insn.
1997-12-03Missing change log entry.Andrew Cagney1-0/+2
1997-12-03* d10v_sim.h (SEXT56): Define.Andrew Cagney9-55/+230
* simops.c (OP_4201): For "rac", sign extend 56 bit value before it is shifted. * d10v_sim.h (MAX32, MIN32, MASK32, MASK40): Re-define using SIGNED64 macro.
1997-12-02 * interp.c (sim_resume): Call do_2_short with LEFT_FIRST orFred Fish2-26/+36
RIGHT_FIRST, as appropriate, instead of hardcoded ints that don't match enum values. PR 13496
1997-12-02Add support for Thumb target.Nick Clifton1-0/+1
1997-12-02For "sub", compute carry by comparing inputs.Andrew Cagney2-0/+43
Test.
1997-12-02For "msbu", subtract unsigned product from ACC,Andrew Cagney6-5/+40
Test.
1997-12-02For "mulxu", store unsigned product in ACC.Andrew Cagney6-7/+43
Test.
1997-12-02Test mv[tf]ac instructions.Andrew Cagney1-0/+19
1997-12-02For MACU add unsigned multiply to accumulator.Andrew Cagney5-5/+96
Test.
1997-12-02For sub2w, compute carry according to negated addition rules.Andrew Cagney5-5/+81
Test.
generated by cgit v1.1 at 2025-01-24 02:33:31 +0000