aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2013-12-07sim: bfin: tests: make run-tests.sh executableMike Frysinger2-0/+4
2013-12-07strip off +x bits on non-executable/script filesMike Frysinger1-0/+4
2013-11-252013-11-25 Steve Ellcey <sellcey@mips.com>Steve Ellcey2-1/+5
2013-11-07sim/ChangeLog: Correct bug number in previous commit.Will Newton1-1/+1
2013-11-07sim/arm: Prevent crash when running sim with no binary.Will Newton2-0/+8
2013-11-07sim/arm: Prevent NULL pointer dereference in sim_create_inferior.Will Newton2-4/+14
2013-10-15 * Makefile.in (srcsim): New variable.Hans-Peter Nilsson2-1/+7
2013-10-15 * create-version.sh: Align parameters to match those ofHans-Peter Nilsson3-6/+19
2013-10-09sim/erc32/ChangeLog:Sergio Durigan Junior2-3/+16
2013-09-23Regenerate sim configure files to pick up support for powerpc64le inAlan Modra55-137/+9417
2013-09-03sim: mark complete_option_list args const to fix build warningsMike Frysinger2-1/+5
2013-08-08 * gdb-if.c (hw_breakpoints): Remove.Kevin Buettner2-10/+15
2013-06-28move version.in from gdb/common back to gdbTom Tromey5-3/+14
2013-06-28* rx.c (SHIFT_OP): A shift by zero still sets the condition codes.Nick Clifton2-2/+6
2013-06-26 * Makefile.in (dtbdir): Don't use gdb's version.in.Tom Tromey2-1/+5
2013-06-24Adapt sim to new version number & date locations.Joel Brobecker5-11/+51
2013-06-24sim: bfin: note missing parallel handling of SEARCHMike Frysinger2-0/+18
2013-06-24sim: bfin: handle invalid HLs encoding in dsp shift insnsMike Frysinger2-5/+16
2013-06-24sim: bfin: run-tests.sh: fix typo in usage exitMike Frysinger2-1/+5
2013-06-24sim: bfin: se_all32bitopcodes: skip debug insns under the simMike Frysinger2-1/+18
2013-06-24sim: bfin: speed up all insn testcases slightlyMike Frysinger2-2/+8
2013-06-23sim: bfin: trim trailing whitespaceMike Frysinger2-1/+5
2013-06-21 * msp430: New Directory.Nick Clifton17-0/+8534
2013-06-19sim: bfin: stricter insn decodingMike Frysinger2-50/+86
2013-06-17sim: bfin: tweak run-tests for parallel usageMike Frysinger2-6/+34
2013-06-17sim: bfin: add helpful info for generating test tablesMike Frysinger2-0/+23
2013-06-17sim: bfin: drop RET[ENI] setupMike Frysinger2-3/+4
2013-06-17sim: bfin: add flush/HWERR todoMike Frysinger2-0/+8
2013-06-10sim: bfin: only regen linux-fixed-code.h in maintainer modeMike Frysinger2-1/+6
2013-06-05sim: use AM_MAINTAINER_MODEMike Frysinger76-337/+1802
2013-05-15sim: arm: add support for MOVW and MOVT instructionsMike Frysinger4-4/+71
2013-05-13 * v850.igen (LDSR): Accept but ignore a selID parameter.Nick Clifton2-3/+9
2013-05-10gdbTom Tromey20-10/+62
2013-05-06Move ChangeLog entry from sim/ to sim/ppc/...Joel Brobecker2-4/+4
2013-05-032013-05-03 Hafiz Abid Qadeer <abidh@codesourcery.com>Hafiz Abid Qadeer2-13/+6
2013-04-192013-04-19 Nathan Froyd <froydnj@codesourcery.com>Hafiz Abid Qadeer2-0/+17
2013-03-31sim: frv/m32r: back out hard failure when dv-sockser is not availableMike Frysinger9-42/+34
2013-03-26sim: rewrite SIM_AC_OPTION_HARDWARE a bit to simplify thingsMike Frysinger23-354/+448
2013-03-232013-03-23 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill5-29/+34
2013-03-232013-03-23 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill12-8/+590
2013-03-232013-03-23 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill5-3/+175
2013-03-232013-03-23 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill5-6/+60
2013-03-232013-03-23 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2-2/+23
2013-03-15gdb:Steve Ellcey12-11/+25
2013-03-14Fix erc32 simulator out-of-tree build failure.Joel Brobecker2-1/+6
2013-01-28 * simops.c (v850_rotl): New function.Nick Clifton6-0/+278
2013-01-17Remove debug outputAnthony Green2-1/+4
2013-01-16 * rx.c (decode_opcode): Handle RXO_satr.Nick Clifton2-0/+20
2013-01-10 * interp.c (sim_open): Add support for bfd_arch_v850_rh850Nick Clifton4-16/+121
2013-01-08 * mem.c (MDBL): Correct value.Nick Clifton2-2/+7
generated by cgit v1.1 at 2024-12-01 03:49:41 +0000