aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2011-05-14sim: bfin: allow pushing of SPMike Frysinger2-2/+6
2011-05-14sim: bfin: implement loop back support in the UARTsMike Frysinger4-23/+62
2011-05-11sim: fix func call style (space before paren)Mike Frysinger24-241/+250
2011-05-11 PR sim/12737Hans-Peter Nilsson5-0/+11
2011-05-09sim: bfin: fix UART LSR read-only bit saturationMike Frysinger2-0/+6
2011-05-04gdb:Joseph Myers10-9/+29
2011-04-27sim: bfin: constify dmac pmap arraysMike Frysinger2-13/+22
2011-04-26sim: gpio: add output supportMike Frysinger2-16/+53
2011-04-26sim: gpio: update mask a/b signals betterMike Frysinger2-12/+49
2011-04-16sim: add sim_complete_command stubs for non-common-using portsMike Frysinger14-0/+69
2011-04-16sim: bfin: use store buffer with more 32bit insnsMike Frysinger2-23/+37
2011-04-15gdb: sim: add style fixes lost between git->cvsMike Frysinger1-0/+1
2011-04-15gdb: sim: add command line completionMike Frysinger2-0/+56
2011-04-15sim: bfin: handle implicit DISALGNEXCPT with video insnsMike Frysinger2-0/+30
2011-04-11sim: bfin: respect the port level on signals to the SICMike Frysinger2-16/+32
2011-04-11sim: bfin: add missing GPIO pin 15Mike Frysinger2-0/+5
2011-04-02sim: dv-glue: fix up style a bitMike Frysinger2-7/+38
2011-04-02sim: fix up style a bitMike Frysinger14-80/+137
2011-04-01sim: bfin: add OTP output portMike Frysinger2-0/+12
2011-03-29sim: bfin: regen configure to include new cfi deviceMike Frysinger2-1/+5
2011-03-29sim: cfi: new flash device simulationMike Frysinger5-1/+869
2011-03-29sim: bfin: fix sign extension with 16bit acc add insnsMike Frysinger2-9/+9
2011-03-27sim: bfin: handle saturation with RND12 sub insnsMike Frysinger2-1/+11
2011-03-26sim: bfin: add missing VS set with add/sub insnsMike Frysinger2-0/+7
2011-03-25sim: bfin: add hw tracing to gpio/sic port eventsMike Frysinger3-10/+64
2011-03-25sim: bfin: fix GPIO logic bugs when processing eventsMike Frysinger2-4/+16
2011-03-25sim: bfin: fix clear/set/toggle GPIO handlingMike Frysinger2-0/+11
2011-03-24sim: bfin: document SIC limitationMike Frysinger2-1/+27
2011-03-24sim: bfin: fix inverted W1C logicMike Frysinger14-17/+34
2011-03-24sim: bfin: define more UART LSR bitsMike Frysinger2-7/+16
2011-03-24sim: bfin: fix typo in TWI stat regMike Frysinger2-1/+5
2011-03-24sim: bfin: update VIT_MAX behavior to match hardware when Acc.X bits are setMike Frysinger2-2/+7
2011-03-24sim: bfin: always do 16bit sign extension with the SEARCH insnMike Frysinger2-0/+10
2011-03-24sim: bfin: update AV and AC ASTAT bits with acc negationMike Frysinger2-6/+14
2011-03-24sim: bfin: fix thinko in SIC pin encodingMike Frysinger2-511/+516
2011-03-24sim: bfin: allow byteop[123]p src regs to be the sameMike Frysinger2-9/+5
2011-03-24sim: bfin: fix thinko in bfin_gpio bus addressesMike Frysinger2-30/+38
2011-03-21 * gennltvals.sh: Search sys/_default_fcntl.h, in addition toKevin Buettner5-384/+390
2011-03-21 * simops (OP_10007E0): Update errno handling as most trapsKevin Buettner2-3/+88
2011-03-17sim: bfin: check for kill/preadMike Frysinger5-2/+25
2011-03-15sim: bfin: add GPIO device simulationMike Frysinger7-28/+369
2011-03-15sim: bfin: fix brace styleMike Frysinger27-27/+54
2011-03-15sim: bfin: fix brace styleMike Frysinger58-161/+342
2011-03-15sim: bfin: handle AZ updates with 16bit adds/subsMike Frysinger2-1/+6
2011-03-15sim: bfin: skip acc/ASTAT updates for movesMike Frysinger2-6/+10
2011-03-15sim: bfin: handle AN (negative overflows) in dsp mult insnsMike Frysinger2-8/+40
2011-03-15sim: bfin: handle V overflows in dsp mult insnsMike Frysinger2-7/+15
2011-03-15sim: bfin: decode ASTAT on failureMike Frysinger2-34/+79
2011-03-15sim: bfin: handle saturation with fract multiplicationsMike Frysinger2-0/+6
2011-03-15sim: common: trim trailing whitespaceMike Frysinger42-292/+300
generated by cgit v1.1 at 2024-12-11 22:00:30 +0000