aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2015-11-10sim: cr16/d10v: localize translation funcsMike Frysinger4-6/+18
2015-11-10sim: m32c: move test code to testsuiteMike Frysinger8-26/+17
2015-11-10sim: m32c: drop redundant dependency infoMike Frysinger2-13/+4
2015-11-10sim: h8300: drop unused littleendian variableMike Frysinger2-13/+5
2015-10-12sim: ft32: test coverage for link parameters and PM write portJames Bowman2-0/+42
2015-10-11sim: moxie: fix leakage in error path [BZ #18273]Mike Frysinger2-0/+6
2015-10-11sim: bfin: handle negative left saturated shifts as ashifts [BZ #18407]Mike Frysinger4-1/+33
2015-09-29sim: ft32: correct simulation of MEMCPY and MEMSETJames Bowman2-2/+7
2015-09-29sim: ft32: correctly simulate PM write portJames Bowman2-2/+10
2015-09-25[PATCH] Add micromips support to the MIPS simulatorAndrew Bennett22-1468/+7290
2015-09-22sim: ft32: add character input portJames Bowman2-0/+6
2015-08-05Fix building GDB for the M32C by providing a stub sim_info function.Nick Clifton2-0/+11
2015-07-24Remove leading/trailing white spaces in ChangeLogH.J. Lu31-1219/+1219
2015-07-14Remove extraneous whitespace from ARM sim sources.Nick Clifton29-320/+348
2015-07-02Fix snafu with latest addition to the ARM sim.Nick Clifton2-1/+7
2015-06-28Add support for ARM v6 instructions.Nick Clifton9-126/+3881
2015-06-24sim: trace: drop unused trace_one_insnMike Frysinger3-98/+5
2015-06-24sim: trace: rename debug_printf fullyMike Frysinger3-5/+10
2015-06-24sim: trace: add a basic cpu register classMike Frysinger8-42/+56
2015-06-24sim: trace: add set of system helpersMike Frysinger2-0/+28
2015-06-24sim: trace: document alu/fpu/vpu trace options betterMike Frysinger3-7/+14
2015-06-23sim: common: replace SIM_FILTER_PATH with lbasenameMike Frysinger3-26/+16
2015-06-23sim: use AS_HELP_STRING everywhereMike Frysinger60-368/+791
2015-06-23sim: trace: do not enable internal debug by defaultMike Frysinger2-2/+6
2015-06-23sim: assume recentish compiler/systemsMike Frysinger6-43/+14
2015-06-21sim: common: add basic model assertMike Frysinger2-0/+5
2015-06-21sim: common: use standard intXX_t types for signedXXMike Frysinger2-82/+27
2015-06-21sim: common: standardize multiple include definesMike Frysinger6-13/+26
2015-06-18sim: syscall: simplify unknown syscall traceMike Frysinger2-5/+7
2015-06-18sim: callback: fix sentinel testing when walking mapsMike Frysinger2-2/+7
2015-06-17sim: syscall: add common sim_syscall helpersMike Frysinger15-171/+197
2015-06-17sim: syscall: unify memory helpersMike Frysinger20-214/+167
2015-06-17sim: callback: add human readable strings for debugging to mapsMike Frysinger7-675/+768
2015-06-12sim: bfin: expand CB_SYS_xxx commentMike Frysinger2-1/+7
2015-06-12sim: update configure.in->configure.ac docsMike Frysinger62-40/+162
2015-06-12sim: drop -DTRACE from configureMike Frysinger55-84/+193
2015-06-12sim: msp430: use new common trace print helpersMike Frysinger2-109/+69
2015-06-12sim: moxie: use new common trace definesMike Frysinger2-4/+14
2015-06-12sim: trace: add common macros for logging infoMike Frysinger8-37/+74
2015-06-12sim: mips: switch to common WITH_TRACE_ANY_PMike Frysinger4-30/+36
2015-06-12sim: trace: add WITH_TRACE_ANY_P helperMike Frysinger4-8/+19
2015-06-12sim: moxie: rename TRACE to MOXIE_TRACE_INSNMike Frysinger2-73/+79
2015-06-12sim: cgen: namespace custom trace functionsMike Frysinger43-7039/+7143
2015-06-11sim: msp430: delete unused trace macrosMike Frysinger2-48/+6
2015-06-11sim: trace: centralize the system tracingMike Frysinger4-17/+14
2015-06-11sim: trace: add STRACE_xxx_P macrosMike Frysinger2-0/+21
2015-06-11sim: trace: use existing defines for the useful maskMike Frysinger2-4/+5
2015-06-11sim: trace: create a common WITH_TRACE_P macroMike Frysinger2-19/+28
2015-06-11sim: frv: drop custom debug maskMike Frysinger2-5/+4
2015-06-11sim: m68hc11: delete unused interrupt_namesMike Frysinger2-8/+4
generated by cgit v1.1 at 2024-11-25 20:39:17 +0000