aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Collapse)AuthorFilesLines
1997-09-26 * interp.c: Allow Debug, DEPC, and EPC registers to be examined in GDB.Mark Alexander2-7/+108
1997-09-26 * sim-main.h: delete null override of SIM_ENGINE_HALT_HOOK andFelix Lee1-0/+16
SIM_ENGINE_RESTART_HOOK.
1997-09-25 * sim-break.c (sim_set_breakpoint sim_clear_breakpoint): Use ZALLOCStu Grossman1-2/+2
and zfree instead of xmalloc and free. Prevents warnings.
1997-09-25Add/use SIM_AC_OPTION_BITSIZE.Andrew Cagney5-51/+99
1997-09-25* config/v850/tm-v850.h (BREAKPOINT): Use 1 word DIVH insn withAndrew Cagney1-0/+4
RRRRR=0 for simulator breakpoint. Previous breakpoint insn was two words.
1997-09-25Allow gencode.c to generate input to the igen generator.Andrew Cagney2-201/+489
1997-09-25Pacify GCC -WallAndrew Cagney1-0/+5
1997-09-25 * Make-common.in: New files sim-break.c, sim-break.h.Stu Grossman5-0/+331
* sim-base.h: Add point to breakpoint list to sim_state_base. * sim-break.c sim-break.h: New modules that implement intrinsic breakpoint support. * sim-module.c: Add breakpoint module.
1997-09-24r5900 sanitization fixes.Jeff Law2-2/+3
1997-09-23mips64vr5900el-elf -> mips64r5900-elf.Jeff Law66-2062/+0
1997-09-23 * sim-events.c (SIM_EVENTS_POLL_RATE): poll more often than onceFelix Lee2-1/+13
an hour. * sim-n-core.h (WITH_XOR_ENDIAN): MSVC barfs on if (0) { 1 % 0; } * sim-core.c (sim_core_xor_write_buffer): WITH_XOR_ENDIAN + 1. (SIGBUS) define for Windows. * sim-trace.c (trace_printf,debug_printf): added ALMOST_STDC. * sim-resume.c: define SIGTRAP for windows. * sim-xcat.h: use token pasting if ALMOST_STDC.
1997-09-23vr5900-r5900.Jeff Law1-1/+1
1997-09-23Check v850eq popm[hl] instructions.Andrew Cagney5-2/+284
Check v850 NMI/RETI.
1997-09-23* Make-common.in (SIM_SCACHE, SIM_DEFAULT_MODEL): Assign configured values.Andrew Cagney2-1/+10
(CONFIG_CFLAGS): Add same.
1997-09-23 * sim-types.h (SIGNED64): ##i64 when _MSC_VER, not _WIN32.Felix Lee1-0/+5
(SIGNED32): use ##i32.
1997-09-23 * configure.in: i386-windows is a cross, so don't expectFelix Lee1-1/+1
libiberty to be there. * configure: updated.
1997-09-23Remove need to update <targ>/Makefile.in when adding optional optionsAndrew Cagney26-585/+1859
to <targ>/configure.in. Simplify logic used to select target [default] endianness.
1997-09-22Add memory alignment config option.Andrew Cagney6-87/+204
1997-09-22Enable --alignment option, stop sim-options.c hardwiring the alignment.Andrew Cagney4-3/+8
1997-09-22Fix disabling of model code when simulator does not support modeling.Andrew Cagney2-2/+24
Stops `-p' crashing simulators.
1997-09-22Simplify logic behind the generic configuration option --enable-sim-alignment.Andrew Cagney15-50/+145
1997-09-22Add support for --enable-sim-alignment to simulator common aclocal.m4Andrew Cagney17-80/+311
Add support for --alignment={strict,nonstrict,forced} to simulator common run-time options. For v850 use, make the default NONSTRICT_ALIGNMENT.
1997-09-20Removed the v850eq sanitizationNick Clifton3-72/+7
1997-09-20Add handling for 3900's SDBBP, DERET, and RFE insns.Gavin Romig-Koch2-7/+15
* gencode.c (SDBBP,DERET): Added (3900) insns. (RFE): Turn on for 3900. * interp.c (DebugBreakPoint,DEPC,Debug,Debug_*): Added. (dsstate): Made global. (SUBTARGET_R3900): Added. (CANCELDELAYSLOT): New. (SignalException): Ignore SystemCall rather than ignore and terminate. Add DebugBreakPoint handling. (decode_coproc): New insns RFE, DERET; and new registers Debug and DEPC protected by SUBTARGET_R3900. (sim_engine_run): Use CANCELDELAYSLOT rather than clearing bits explicitly. * Makefile.in,configure.in: Add mips subtarget option. * configure: Update.
1997-09-19 * gencode.c: Add r3900 (tx39).Gavin Romig-Koch2-21/+40
* gencode.c: Fix some configuration problems by improving the relationship between tx19 and tx39.
1997-09-19Add alignment option.Andrew Cagney1-0/+1
Add support for hardwired and default alignment to configuration.
1997-09-19More tests.Andrew Cagney9-16/+255
Have sld check verify that the processor is a v850eq.
1997-09-19Clean up tracing for Bcond & jmp insns.Andrew Cagney4-369/+162
Fix computation of disp16 and disp22. Clean up tracing of sld* insns.
1997-09-19Correctly locate `_' in generated names.Andrew Cagney1-1/+1
1997-09-19Fix cmov immed.Andrew Cagney4-34/+77
1997-09-19Change semantic function name to semantic_<INSN>_<FMT> instead ofAndrew Cagney2-3/+8
semantic_<FMT>_<INSN>.
1997-09-19Fix cmov insn.Andrew Cagney4-17/+30
1997-09-18sanitization fixes. typoes, missing fences, "start" instead of "end", etc.Felix Lee1-8/+2
1997-09-18add missing files.Felix Lee4-1/+44
1997-09-18v850 files that weren't being removed if !keep-v850Felix Lee2-2/+6
1997-09-17 * sim-main.h (kill): macro was missing args.Felix Lee2-1/+10
(SIGTRAP): define for MSVC.
1997-09-17Test US bit of v850eq.Andrew Cagney3-0/+65
Loop program for testing interrupt delivery.
1997-09-17Clean up more tracing.Andrew Cagney5-211/+112
FIX interrupt delivery - was zapping PSW before it had been saved. FIX interrupt return, was one instruction out.
1997-09-17* sim-events.c (ETRACE): Use trace_printf not sim_io_printf forAndrew Cagney1-0/+10
trace output. * sim-core.c (sim_core_signal): When bad access halt simulator SIGSEGV / SIGBUS instead of aborting. (signal.h): Include. * sim-watch.c (sim_watchpoint_install): Handler for watchpoint options was missing.
1997-09-17Fix tracing for: "ctret", "bsw", "hsw"Andrew Cagney4-144/+140
Fix bugs in: "bsh", "callt", "stsr".
1997-09-17Define MOVED macro, move sub-bitfield from XXX to YYY.Andrew Cagney1-0/+4
1997-09-17More v850 simulator tests.Andrew Cagney8-8/+62
1997-09-17More v850 simulator tests.Andrew Cagney12-23/+1114
1997-09-17Add/test 8bit bit manipuation macros.Andrew Cagney2-32/+71
Test LS and MS versions of SEXT macro. Simplify/test macro returning a single bit.
1997-09-16Generic rules for building simple simulator test programs.Andrew Cagney1-0/+48
1997-09-16 * sim/mips/gencode.c (build_instruction): Don't need to subtract 4 forGavin Romig-Koch2-1/+7
JALR, just 2.
1997-09-16 * sim/mips/interp.c: Correct some HASFPU problems.Gavin Romig-Koch2-5/+19
1997-09-16Smooth some of ALU tracing's rough edges.Andrew Cagney5-277/+292
Fix switch insn.
1997-09-16More sim-bits testing.Andrew Cagney2-4/+37
1997-09-16Add {LS,MS}SEXT and {LS,MS}INSERTED macros. Eliminates bug in SEXT.Andrew Cagney3-25/+107
generated by cgit v1.1 at 2025-01-31 07:54:48 +0000