aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
1997-08-18Add suport for v850e and v850eqNick Clifton1-0/+61
1997-08-18Add support for V850eq variant opcodes.Nick Clifton1-0/+14
1997-08-14Add comment.David Edelsohn1-1/+8
1997-08-14 * callback.c (os_poll_quit): Make static.David Edelsohn2-3/+41
1997-08-14Tidied up sanitization.Nick Clifton2-4/+45
1997-08-14Added support for v850e and v850eq instructions.Nick Clifton2-1/+55
1997-08-09 * sim-calls.c (sim_store_register): Allow accumulatorsMark Alexander2-2/+7
1997-07-29Add test for "mtsa"Andrew Cagney3-0/+16
1997-07-28Handle overflow from signed divide by -1.Andrew Cagney1-5/+24
1997-07-28More checks for pdivuwAndrew Cagney2-0/+18
1997-07-25gencode.c: Two arg MADD should not assign result to /bin/bash.Gavin Romig-Koch2-1/+7
1997-07-25 * configure.in (sparc*-*-*): Don't build erc32.David Edelsohn1-0/+3
1997-07-22Keep sim-watch.[ch].David Edelsohn1-0/+2
1997-07-22Don't always keep igen, it's currently only kept if d30v or tic80.David Edelsohn1-1/+0
1997-07-22 * sim-n-core.h (sim_core_write_unaligned_N): Add missing breakDavid Edelsohn1-0/+5
1997-07-15Configure r5900 testsuite sub-directory.Andrew Cagney2-1/+38
1997-07-15Similistic configure/build scripts for tx59 simulator tests.Andrew Cagney5-0/+1182
1997-07-15Generic tests for 5900.Andrew Cagney2-0/+40
1997-07-14Standard simulator tests.Andrew Cagney4-0/+65
1997-07-11Tests for mips r5900 instructionsAndrew Cagney56-0/+892
1997-07-11Fix a number of problems in the r5900 specific p* (parallel) instructions.Andrew Cagney3-90/+177
1997-07-03Sync powerpc simulator with public version. Enable FPSCR and stringAndrew Cagney1-1/+1
1997-07-02 * gencode.c (build_instruction): Handle "pext5" according toJeff Law2-1/+4
1997-07-02 * gencode.c (build_instruction): Handle "ppac5" according toJeff Law2-1/+6
1997-07-02 * interp.c (sim_engine_run): Reset the ZERO register to zeroJeff Law2-23/+40
1997-07-02 * gencode.c (FEATURE_WARNINGS): Remove FEATURE_WARN_ZERO.Jeff Law2-3/+20
1997-06-27Add test for dbt/rtd instructionsAndrew Cagney1-0/+38
1997-06-24 * interp.c (sim_resume): Clear State.exited.Jeff Law1-0/+1
1997-06-12 * simops.c: Fix thinko in last change.Jeff Law2-1/+5
1997-06-10 * simops.c: "call" stores the callee saved registers into theJeff Law2-53/+55
1997-06-10 * simops.c: Fix return address computation for "call" instructions.Jeff Law2-2/+10
1997-06-06Open in binary mode when available.Andrew Cagney1-0/+8
1997-06-06Clean up formatting of instruction traces.Andrew Cagney1-0/+33
1997-06-05Verify magic number of simulator struct.Andrew Cagney1-0/+4
1997-06-04Initialize the sim-engine module.Andrew Cagney1-0/+12
1997-06-03o Fixes to repeated watchpointsAndrew Cagney3-110/+228
1997-06-02o Fix padd insnAndrew Cagney1-8/+12
1997-05-30Add assembler information to igen input files.Andrew Cagney7-153/+309
1997-05-29Fix subu immed - was incorrectly using unsigned.Andrew Cagney3-1/+10
1997-05-29Add a simple dissasembler to igenAndrew Cagney4-38/+740
1997-05-27Fix watching PC for 64bit (mips) target.Andrew Cagney2-42/+146
1997-05-27Extend xor-endian and per-cpu support in core module.Andrew Cagney11-63/+294
1997-05-23Preliminary suport for xor-endian suport in core module.Andrew Cagney6-79/+181
1997-05-23Incorrect test for zero-r0 code gen.Andrew Cagney2-2/+12
1997-05-23Enumerate longjmp's return type.Andrew Cagney1-0/+5
1997-05-22ifdef out uses of simSTOP, simSTEP and simBE when DEBUG is defined.Gavin Romig-Koch2-0/+9
1997-05-22Change longjmp param/setjmp return value used for simulator restart from 0 to 2.Gavin Romig-Koch3-6/+27
1997-05-22 * interp.c (sim_resume): Add missing case in big switchJeff Law2-0/+6
1997-05-21Watchpoint interface.Andrew Cagney16-817/+1486
1997-05-20 * interp.c: Replace all references to load_mem and store_memJeff Law3-340/+295
generated by cgit v1.1 at 2024-12-29 13:48:53 +0000