Age | Commit message (Collapse) | Author | Files | Lines |
|
(UART params): Update to msa2000.
* devices.c (device_io_read_buffer): Update to msa2000.
* m32r.c (m32rb_h_cr_get,m32rb_h_cr_set): Handle bbpc,bbpsw.
(m32rb_h_psw_get,m32rb_h_psw_set): New functions.
* arch.c,arch.h,cpu.c,cpu.h,sem-switch.c,sem.c: Regenerate.
* m32rx.c (m32rx_h_cr_get,m32rx_h_cr_set): Handle bbpc,bbpsw.
(m32rx_h_psw_get,m32rx_h_psw_set): New functions.
* cpux.c,cpux.h,readx.c,semx.c: Regenerate.
PR 15938.
|
|
|
|
PR 17191.
|
|
* traps.c (m32r_trap): New arg `pc'.
* sem.c,sem-switch.c: Regenerated.
* cpux.h,readx.c,semx.c: Regenerated.
|
|
* sim/sky/pr17191.brn: New file.
* sim/sky/t-macros.inc: New file.
|
|
* sim-main.h: track COP0 registers
* interp.c (sim_{fetch,store}_register): read/write COP0 registers
* sky-gdb.[ch]: add sim pipeorder command
|
|
Fri Sep 4 10:37:57 1998 Frank Ch. Eigler <fche@cygnus.com>
* r5900.igen (mtsab): Correct typo in input register.
* sim-main.h (TMP_*): New macros for accessing local 128-bit
temporary for multimedia instructions.
* r5900.igen (*): Convert most instructions to use new TMP
macros to store output result during computation.
|
|
[common/ChangeLog]
Tue Sep 1 15:36:52 1998 Frank Ch. Eigler <fche@cygnus.com>
* sim-config.h: Remove reference to linux kernel header.
[mips/ChangeLog]
Tue Sep 1 15:39:18 1998 Frank Ch. Eigler <fche@cygnus.com>
* dv-tx3904sio.c: Include sim-assert.h.
|
|
This means using keep-vr4320 without keep-cygnus probably won't work.
|
|
|
|
Also tidy up some code to match documentation and fix div, divu by 0.
|
|
for jmp.
|
|
Tue Aug 25 12:49:46 1998 Frank Ch. Eigler <fche@cygnus.com>
* dv-tx3904sio.c: New file: tx3904 serial I/O module.
* configure.in: Add dv-tx3904sio, dv-sockser for tx39 target.
Reorganize target-specific sim-hardware checks.
* configure: rebuilt.
* interp.c (sim_open): For tx39 target boards, set
OPERATING_ENVIRONMENT, add tx3904sio devices.
* tconfig.in: For tx39 target, set SIM_HANDLES_LMA for loading
ROM executables. Install dv-sockser into sim-modules list.
* dv-tx3904irc.c: Compiler warning clean-up.
* dv-tx3904tmr.c: Compiler warning clean-up. Remove particularly
frequent hw-trace messages.
|
|
Tue Aug 25 12:45:27 1998 Frank Ch. Eigler <fche@cygnus.com>
* dv-sockser.c (sockser_addr): Make variable non-static.
|
|
|
|
|
|
|
|
|
|
* interp.c (sim_{fetch,store}_register): read/write VU0/1 control regs
* sky-gdb.c: use VIO_BASE
* sky-pke.h: move GDB_COMM area
|
|
* Makefile.in (mloop.c): cpu m32r renamed to m32rb.
(stamp-cpu): Ditto.
* sim-main.h (WANT_CPU_M32RB): Renamed from WANT_CPU_M32R.
* tconfig.in (WANT_CPU_M32RB): Ditto.
* m32r.c (WANT_CPU_M32RB): Ditto.
(*): m32r_ cpu fns renamed to m32rb_.
* sim-if.c (sim_stop,sim_sync_stop,sim_resume): Update.
* arch.h,arch.c: Regenerate.
* cpu.c,cpu.h,decode.c,decode.h,extract.c,model.c: Regenerate.
* sem-switch.c,sem.c: Regenerate.
* sim-if.c (sim_open): Don't allocate memory on top of any user
specified memory.
(h_gr_get,h_gr_set): Delete.
* sim-main.h (h_gr_get,h_gr_set): Delete.
* traps.c (m32r_trap): Replace calls to h_gr_[gs]et with
a_m32r_h_gr_[gs]et.
|
|
* sim-if.c (sim_open): Open opcode table.
(sim_close): Close it.
|
|
* cgen-utils.c (sim_disassemble_insn): Use it.
|
|
* interp.c: use NUM_CORE_REGS
* sky-gdb.c (set_fifo_breakpoints): use VIF interrupt bit for break
* sky-pke.c (pke_issue): use interrupt bit for break points
|
|
|
|
|
|
from a previous decode.
|
|
accept an accumulator choice.
* cpux.c,decodex.c,decodex.h,modelx.c,readx.c,semx.c: Regenerate.
|
|
|
|
|
|
Was restricting `M' to opcode fields in the current word.
|
|
non-DSP instructions.
|
|
Sanitize out README.Cygnus.
|
|
Hack sanitize so that it doesn't sanitize vrXXX when either of
keep-vr5400 or keep-vr4320 are specified.
Move two basic vr4100 instructions from mips.igen to vr.igen.
|
|
* op_utils.c (do_syscall): Rewrite to use common/syscall.c.
(syscall_read_mem, syscall_write_mem): New functions for syscall
callbacks.
* mn10300_sim.h: Add prototypes for syscall_read_mem and
syscall_write_mem.
* mn10300.igen: Change C++ style comments to C style comments.
Check for divide by zero in div and divu ops.
|
|
* traps.c (m32r_trap): Tweak for -Wall.
* m32rx.c: Include cgen-mem.h.
* semx.c: Regenerate, get -Wall cleanups.
|
|
|
|
|
|
|
|
|
|
|
|
Missed a few last week... Grrr.
|
|
|
|
* cpux.h,readx.c,semx.c: Ditto.
|
|
(sim_disassemble_insn): Update call to CGEN_EXTRACT_FN.
|
|
|
|
|
|
|
|
|
|
Do not sign extend immediate for mov imm,XRn.
More random mul, mac & div fixes.
Remove some unused variables.
Sign extend 24bit displacement in memory addresses.
Whee, more fixes.
|
|
Minor fixes in multiply/divide patterns.
start-sanitize-am33
* am33.igen: Fix Z bit for addc Rm,Rn and subc Rm,Rn. Various
fixes to 2 register multiply, divide and mac instructions. Set
Z,N correctly for sat16. Sign extend 24 bit immediate for add,
and sub instructions.
* am33.igen: Add remaining non-DSP instructions.
end-sanitize-am33
|