aboutsummaryrefslogtreecommitdiff
path: root/sim/v850
AgeCommit message (Collapse)AuthorFilesLines
1998-11-25Fix --enable-build-warnings=-Werror failures.Andrew Cagney2-26/+38
v850/simops.c, d10v/simops.c, v850/Makefile.in, d10v/Makefile.in: Include targ-vals.h instead of syscall.h. Replace SYS_* with TARGET_SYS_*. Add dependency. z8k/support.c: Include <errno.h> v850/simops.c: Replace long with portable signed32. mips/interp.c: Make sim_monitor global - needed by sky.
1998-04-26 * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey5-130/+158
* config.in: Ditto. * acconfig.h: New file. * configure.in: Reverted change of Apr 24; use sinclude again.
1998-04-24 * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey3-62/+1913
* config.in: Ditto. * configure.in: Don't call sinclude.
1998-03-10Delete function sim_stop.Andrew Cagney1-0/+4
1998-02-28Add generic sim-info.c:sim_info() function using module mechanism.Andrew Cagney2-21/+33
Clean up compile probs in mips/vr5400.
1998-02-17For sim_fetch_register / sim_store_register: Add LENGTH parameter,Andrew Cagney1-0/+14
return actual size of register, 0 if not applicable, -1 of legacy implementation.
1998-02-03Add sim-main.h to v850e_files for sanitization.Jason Molenda1-1/+1
1998-01-31Add config support for the size of the target address and OF cell.Andrew Cagney1-0/+4
1998-01-31igen: Fix SMP simulator generator support.Andrew Cagney1-0/+5
Use the bfd-processor name in the sim-engine switch. Add nr_cpus argument to sim_engine_run. tic80, v850, d30v, mips, common: Update mips: Fill in bfd-processor field of model records so that they match ../bfd/archures.
1998-01-20* aclocal.m4: Recognize --enable-maintainer-mode.Doug Evans2-54/+135
*/configure: Regenerated.
1997-12-12Renamed v850eq -> v850eaNick Clifton1-31/+10
1997-12-05Reverrt breakpoint back to its old value.Nick Clifton1-0/+4
1997-12-05Reverrt BREAK value back to its old valueNick Clifton1-1/+1
1997-12-04Regenerate configure files.Doug Evans1-0/+4
1997-12-04Fixed sanitization,Nick Clifton2-209/+88
Changed pattern for break insn.
1997-11-25Strip ChangeLog of v850e informationAndrew Cagney1-1/+1
1997-11-18 * Makefile.in (SIM_OBJS): Use $(SIM_NEW_COMMON_OBJS).Doug Evans1-0/+9
1997-10-28Add support for 16 byte quantities to sim-endian macro H2T.Andrew Cagney1-0/+8
Add model-filter field to option, include, model anf function igen records
1997-09-26 * sim-main.h: delete null override of SIM_ENGINE_HALT_HOOK andFelix Lee1-0/+16
SIM_ENGINE_RESTART_HOOK.
1997-09-25Add/use SIM_AC_OPTION_BITSIZE.Andrew Cagney1-0/+1
1997-09-25* config/v850/tm-v850.h (BREAKPOINT): Use 1 word DIVH insn withAndrew Cagney1-0/+4
RRRRR=0 for simulator breakpoint. Previous breakpoint insn was two words.
1997-09-23Remove need to update <targ>/Makefile.in when adding optional optionsAndrew Cagney2-58/+155
to <targ>/configure.in. Simplify logic used to select target [default] endianness.
1997-09-22Enable --alignment option, stop sim-options.c hardwiring the alignment.Andrew Cagney3-3/+4
1997-09-22Simplify logic behind the generic configuration option --enable-sim-alignment.Andrew Cagney3-21/+40
1997-09-22Add support for --enable-sim-alignment to simulator common aclocal.m4Andrew Cagney3-42/+83
Add support for --alignment={strict,nonstrict,forced} to simulator common run-time options. For v850 use, make the default NONSTRICT_ALIGNMENT.
1997-09-20Removed the v850eq sanitizationNick Clifton1-28/+1
1997-09-19Add alignment option.Andrew Cagney1-0/+1
Add support for hardwired and default alignment to configuration.
1997-09-19Clean up tracing for Bcond & jmp insns.Andrew Cagney4-369/+162
Fix computation of disp16 and disp22. Clean up tracing of sld* insns.
1997-09-19Fix cmov immed.Andrew Cagney4-34/+77
1997-09-19Fix cmov insn.Andrew Cagney4-17/+30
1997-09-18sanitization fixes. typoes, missing fences, "start" instead of "end", etc.Felix Lee1-8/+2
1997-09-17Clean up more tracing.Andrew Cagney5-211/+112
FIX interrupt delivery - was zapping PSW before it had been saved. FIX interrupt return, was one instruction out.
1997-09-17Fix tracing for: "ctret", "bsw", "hsw"Andrew Cagney4-144/+140
Fix bugs in: "bsh", "callt", "stsr".
1997-09-16Smooth some of ALU tracing's rough edges.Andrew Cagney5-277/+292
Fix switch insn.
1997-09-16Use trace_one_insn in trace functions. Buffer up trace data so thatAndrew Cagney3-164/+133
it is displayed in a single block.
1997-09-16Restrict ldsr (load system register) to modifying just non-reserved PSW bits.Andrew Cagney5-59/+55
For v850eq, include PSW[US] in bits that can be modified.
1997-09-16Add v850e version of breakpoint instruction.Andrew Cagney4-5/+34
1997-09-16 * simops.c (Multiply64): Don't store into register zero.Jim Wilson2-2/+11
1997-09-15For instructions moved into v850.igen was computing (wrong) NIA whenAndrew Cagney4-14/+28
this wasn't needed.
1997-09-15Fix sanitization for v850 V v850e V v850eqAndrew Cagney5-429/+506
1997-09-15For v850eq start up with US bit set.Andrew Cagney6-333/+244
Let sim_analyze_program determine the architecture. Fix various sanitizations.
1997-09-12Check reserved bits before executing instructions.Andrew Cagney7-43/+144
Make v850[eq] the the default simulator. Report illegal instructions. Include v850e instructions in v850eq.
1997-09-12Add profiling support to v850*.Andrew Cagney4-13/+28
1997-09-10o Wordwrap usage messages from sim-optionsAndrew Cagney2-1/+8
o Clarify how to use alias options o use in sim-watch (better usage message) o Don't pass something on the stack into the watch-point interrupt hander.
1997-09-10Have trace_input, trace_output use sim-trace for IO.Andrew Cagney2-47/+66
1997-09-08Add multi-sim support to v850/v850e/v850eq simulators.Andrew Cagney8-483/+1625
1997-09-05* configure: Regenerated to track ../common/aclocal.m4 changes.David Edelsohn1-0/+4
1997-09-04Replace memory model with one from sim/common directory.Andrew Cagney7-323/+213
1997-09-03removed v850 sanitizationNick Clifton1-0/+1
Added v850/sim-main.h to list of files to keep after sanitization.
1997-09-03Pacify gcc-current -Wall.Andrew Cagney8-23/+49
generated by cgit v1.1 at 2024-12-15 08:52:20 +0000