aboutsummaryrefslogtreecommitdiff
path: root/sim/v850/simops.c
AgeCommit message (Expand)AuthorFilesLines
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+2733
1999-04-16Initial creation of sourceware repositoryStan Shebs1-2778/+0
1997-09-19Clean up tracing for Bcond & jmp insns.Andrew Cagney1-240/+0
1997-09-19Fix cmov immed.Andrew Cagney1-17/+1
1997-09-19Fix cmov insn.Andrew Cagney1-16/+1
1997-09-17Clean up more tracing.Andrew Cagney1-35/+0
1997-09-17Fix tracing for: "ctret", "bsw", "hsw"Andrew Cagney1-103/+3
1997-09-16Smooth some of ALU tracing's rough edges.Andrew Cagney1-232/+127
1997-09-16Use trace_one_insn in trace functions. Buffer up trace data so thatAndrew Cagney1-163/+123
1997-09-16Restrict ldsr (load system register) to modifying just non-reserved PSW bits.Andrew Cagney1-35/+0
1997-09-16 * simops.c (Multiply64): Don't store into register zero.Jim Wilson1-2/+5
1997-09-15Fix sanitization for v850 V v850e V v850eqAndrew Cagney1-413/+198
1997-09-15For v850eq start up with US bit set.Andrew Cagney1-313/+117
1997-09-10Have trace_input, trace_output use sim-trace for IO.Andrew Cagney1-47/+57
1997-09-08Add multi-sim support to v850/v850e/v850eq simulators.Andrew Cagney1-103/+110
1997-09-04Replace memory model with one from sim/common directory.Andrew Cagney1-25/+115
1997-09-03Pacify gcc-current -Wall.Andrew Cagney1-0/+4
1997-09-03Add real SIM_DESC arg to v850 simulator.Andrew Cagney1-26/+34
1997-09-01Compile from UNIX to cygwin32.Andrew Cagney1-1/+64
1997-08-22Updated with respect to the HDD-tool-0611 document.Nick Clifton1-58/+64
1997-08-20Added N step divide routines, courtesy of Sugimoto at NEC.Nick Clifton1-218/+335
1997-08-20Fixed interpretation of SR bit in list18 structures.Nick Clifton1-640/+1931
1997-04-17Cleanups to compile under FreeBSDAndrew Cagney1-10/+17
1996-12-31Deal with kill encoding the signal via the exit status.Michael Meissner1-3/+6
1996-12-27Allow exit to work normally under gdbMichael Meissner1-102/+112
1996-10-31Fix linux build problem.Gavin Romig-Koch1-0/+1
1996-10-30 * simops.c (OP_10007E0): Handle SYS_times and SYS_gettimeofday.Jeff Law1-0/+22
1996-10-30 * simops.c (OP_10007E0): Handle SYS_time.Jeff Law1-0/+3
1996-10-29 * simops.c: Include <sys/stat.h>.Jeff Law1-18/+13
1996-10-24 * simops.c (OP_500): Mask off low bit in displacementJeff Law1-2/+2
1996-10-24 * simops.c (OP_500): Fix displacement handling for sld.w.Jeff Law1-2/+2
1996-10-24 * simops.c (trace_input): Remove all references to SEXT7.Jeff Law1-10/+10
1996-10-24 * Makefile.in: Get rid of srcroot. Set all INSTALL macros viaStu Grossman1-32/+46
1996-09-28 * gencode.c (write_opcodes): Output hex values for opcode maskStu Grossman1-0/+8
1996-09-27 * simops.c (trace_input): Fix thinko.Jeff Law1-7/+7
1996-09-12Print line # and function name or filename if they exist for each PC.Michael Meissner1-3/+64
1996-09-11Add tracing support; Fix some problems with hardwired sizesMichael Meissner1-97/+594
1996-09-10 * interp.c (hash): Make this an inline functionJeff Law1-30/+4
1996-09-03 * gencode.c: Fix various indention & style problems.Jeff Law1-53/+40
1996-09-03 * interp.c: OP should be an array of 32bit operands!Jeff Law1-41/+196
1996-08-30 * simops.c: Fix "not1" and "set1".Jeff Law1-2/+2
1996-08-30 * simops.c: Don't forget to initialize temp forJeff Law1-0/+2
1996-08-30 * simops.c: Fix satadd, satsub boundary case handling.Jeff Law1-5/+5
1996-08-30 * interp.c (hash): Fix.Jeff Law1-0/+54
1996-08-30 * interp.c (do_format_4): Get operands correctly andJeff Law1-0/+50
1996-08-30 * v850_sim.h: The V850 doesn't have split I&D spaces. ChangeJeff Law1-60/+129
1996-08-30 * v850_sim.h (struct _state): Remove "psw" field. AddJeff Law1-76/+82
1996-08-30 * simops.c: Handle "satadd", "satsub", "satsubi", "satsubr".Jeff Law1-25/+171
1996-08-30 * interp.c (do_format_5): Get operands correctly andJeff Law1-11/+27
1996-08-30 * simops.c: Fix minor typos. Handle "cmp", "setf", "tst"Jeff Law1-25/+143