aboutsummaryrefslogtreecommitdiff
path: root/sim/tic80
AgeCommit message (Expand)AuthorFilesLines
1997-09-01Use sim_state_alloc to create common sim object.Andrew Cagney2-9/+6
1997-08-30Passify GCC.Andrew Cagney2-2/+7
1997-08-27Fix doco on enable-sim-inline.Andrew Cagney2-1/+6
1997-08-27Add MSBIT* and LSBIT* macro's to sim-bits.hAndrew Cagney2-1/+3
1997-08-27Add ABFD argument to sim_create_inferior. Document.Andrew Cagney3-23/+29
1997-08-26Flush defunct sim_kill.Andrew Cagney2-6/+4
1997-08-25Add ABFD argument to sim_open call. Pass through to sim_config soAndrew Cagney3-22/+46
1997-08-09 * sim-calls.c (sim_store_register): Allow accumulatorsMark Alexander2-2/+7
1997-05-30Add assembler information to igen input files.Andrew Cagney7-153/+309
1997-05-29Fix subu immed - was incorrectly using unsigned.Andrew Cagney3-1/+10
1997-05-27Extend xor-endian and per-cpu support in core module.Andrew Cagney2-2/+7
1997-05-21Watchpoint interface.Andrew Cagney2-1/+5
1997-05-20Part II of adding callback argument to sim_open(). Update all theAndrew Cagney3-9/+7
1997-05-20Depreciate sim_set_callbacks() function. Set simulator callbacksAndrew Cagney2-8/+7
1997-05-19Make getpid, kill supported system callsMichael Meissner6-39/+157
1997-05-19Graft sim/common event and other code onto the mips simulator.Andrew Cagney2-26/+26
1997-05-19Make simulator event-queue manager a bit more signal safe.Andrew Cagney2-0/+5
1997-05-19o Implement generic halt/restart/abort module.Andrew Cagney6-144/+100
1997-05-16o Make tic80 insn file more `cache ready'Andrew Cagney7-174/+202
1997-05-15Remove some of the flake from the c80 floating point.Andrew Cagney3-11/+46
1997-05-15Fix double conversion problem.Andrew Cagney4-45/+76
1997-05-15Passify gcc's warnings.Andrew Cagney2-1/+5
1997-05-14Make columns line up for fpu operation tracingMichael Meissner2-7/+13
1997-05-13Make sure r0 == 0; Return EINVAL for system calls that are defined but not pr...Michael Meissner3-0/+37
1997-05-13Remove ANNULed cycle - was confusing gdb.Andrew Cagney4-56/+54
1997-05-12Fix ld/st tracingMichael Meissner2-2/+6
1997-05-12Clear cntrl-c after handling it.Andrew Cagney3-2/+8
1997-05-12c80 simulator fixes.Andrew Cagney6-26/+92
1997-05-12Fix endian problems with ld.d/st.dMichael Meissner2-2/+9
1997-05-11Fix shift/lmo insns; Subu does arithmetic unsignedMichael Meissner4-24/+88
1997-05-10And short immediate instructions use unsigned immediates, not signed.Michael Meissner2-4/+9
1997-05-09Fix xor in simulatorMichael Meissner2-2/+3
1997-05-09Make cmp produce the correct resultsMichael Meissner2-18/+20
1997-05-09Update CIA as well as NIA when a 64bit insn is encountered.Andrew Cagney2-0/+6
1997-05-08Really fix the bbo/bbz instructions.Michael Meissner2-3/+6
1997-05-08reverse bit number for bbo/bbz instructions.Michael Meissner2-2/+3
1997-05-08Fix non-anulled calls so that return address is correctMichael Meissner2-2/+6
1997-05-08Change output format slightlyMichael Meissner1-1/+1
1997-05-08Change output format slightlyMichael Meissner2-73/+37
1997-05-08Bump SIZE_DECIMAL to 13Michael Meissner2-1/+5
1997-05-08Add function sim_args_command() which takes a `(gdb) sim <command>' andAndrew Cagney2-2/+8
1997-05-07o Clean-up tic80 fp tracingAndrew Cagney10-439/+865
1997-05-06Remove extra : from nop, sink{1,2} tracingMichael Meissner1-3/+3
1997-05-06Add semantic tracing to the tic80Michael Meissner4-132/+498
1997-05-05Start of implementation of a distributed (between processors)Andrew Cagney4-8/+16
1997-05-05Add flakey floating-point support to the TI c80 simulator.Andrew Cagney5-54/+321
1997-05-02o Add core and event objects into simulatorAndrew Cagney7-80/+104
1997-04-30Add Tick shift insnAndrew Cagney2-11/+111
1997-04-29Numerous fixes.Andrew Cagney8-55/+139
1997-04-24Enable more instructions.Andrew Cagney7-179/+285
generated by cgit v1.1 at 2024-11-28 19:00:28 +0000