aboutsummaryrefslogtreecommitdiff
path: root/sim/tic80/cpu.h
AgeCommit message (Collapse)AuthorFilesLines
2000-07-04TIc80 simulator.Andrew Cagney1-0/+345
1999-04-16Initial creation of sourceware repositoryStan Shebs1-345/+0
1998-02-17Better tracing for conditional branchesMichael Meissner1-4/+5
1998-02-13Pass floating point structure address instead of the structure itselfMichael Meissner1-10/+10
1998-01-31igen: Fix SMP simulator generator support.Andrew Cagney1-1/+2
Use the bfd-processor name in the sim-engine switch. Add nr_cpus argument to sim_engine_run. tic80, v850, d30v, mips, common: Update mips: Fill in bfd-processor field of model records so that they match ../bfd/archures.
1998-01-28Print compare bits in human readible formMichael Meissner1-1/+20
1997-11-24 * cpu.h (TRACE_COND_BR): Use TRACE_BRANCH_P, not TRACE_ALU_P.Doug Evans1-1/+1
1997-09-08Use updated MSMASK, MSMASKED macros.Andrew Cagney1-0/+2
Fix sat problem in d30v.
1997-05-30Add assembler information to igen input files.Andrew Cagney1-21/+25
1997-05-16o Make tic80 insn file more `cache ready'Andrew Cagney1-0/+1
o Have igen always zero r0 instead of constantly checking if the designated register is r0.
1997-05-15Fix double conversion problem.Andrew Cagney1-6/+11
1997-05-11Fix shift/lmo insns; Subu does arithmetic unsignedMichael Meissner1-0/+11
1997-05-07o Clean-up tic80 fp tracingAndrew Cagney1-0/+165
o Fill in more tic80 insns
1997-05-06Add semantic tracing to the tic80Michael Meissner1-4/+104
1997-05-05Add flakey floating-point support to the TI c80 simulator.Andrew Cagney1-0/+5
1997-05-02o Add core and event objects into simulatorAndrew Cagney1-3/+3
base type o Add preliminary tracing support for same o trace_printf() takes both SD and CPU arguments o Add CIA to standard set of parameters for generated functions. o Pacify GCC
1997-04-29Numerous fixes.Andrew Cagney1-1/+23
1997-04-24Enable more instructions.Andrew Cagney1-2/+4
1997-04-22TIc80 simulator checkpoint - runs 3 instructions - trap, addu, br.a.Andrew Cagney1-0/+7