aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/d10v-elf
AgeCommit message (Expand)AuthorFilesLines
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-07-24Remove leading/trailing white spaces in ChangeLogH.J. Lu1-3/+3
2015-03-30sim: d10v: convert to nrunMike Frysinger2-1/+5
2015-01-01Update year range in copyright notice of all files owned by the GDB project.Joel Brobecker1-1/+1
2014-01-01Update Copyright year range in all files maintained by GDB.Joel Brobecker1-1/+1
2013-01-01Update years in copyright notice for the GDB files.Joel Brobecker1-1/+1
2012-01-04Copyright year update in most files of the GDB Project.Joel Brobecker1-2/+1
2011-01-01run copyright.sh for 2011.Joel Brobecker1-1/+1
2010-01-01Update copyright notices to add year 2010.Joel Brobecker1-1/+1
2009-08-22Regenerate tree using Autoconf 2.64 and Automake 1.11.Ralf Wildenhues2-1171/+1851
2009-01-14 Update the copyright notice of some of the files I missedJoel Brobecker1-1/+1
2008-01-01 Updated copyright notices for most files.Daniel Jacobowitz1-1/+2
2007-08-24 Switch the license of all files explicitly copyright the FSFJoel Brobecker1-8/+7
2007-01-09Copyright updates for 2007.Daniel Jacobowitz1-1/+1
2005-01-10Index: arm/ChangeLogAndrew Cagney3-513/+1867
2000-04-18Add support for SIGILL (reserved-instruction-exception).Andrew Cagney3-0/+18
2000-02-22When SIM_HAVE_ENVIRONMENT: use sim_set_trace() to enable tracingAndrew Cagney2-0/+7
2000-01-06import gdb-2000-01-05 snapshotJason Molenda26-5/+562
1999-11-17import gdb-1999-11-16 snapshotJason Molenda2-4/+61
1999-09-13import gdb-1999-09-13 snapshotJason Molenda6-0/+127
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs25-0/+1921
1999-04-16Initial creation of sourceware repositoryStan Shebs26-1869/+0
1999-01-141999-01-13 Jason Molenda (jsm@bugshack.cygnus.com)Jason Molenda2-0/+39
1998-03-13massive sanitization fixesAngela Marie Thomas1-5/+9
1998-02-15Test the RDT and DBT instructions.Andrew Cagney2-0/+51
1998-02-13Test switching between SPI/SPU.Andrew Cagney4-0/+29
1998-02-11Update tests to match recently modified ABIAndrew Cagney2-16/+46
1997-12-09Test/fix d10v RTE instruction.Andrew Cagney2-0/+19
1997-12-08Fix typo, REP_S was refering to REP_E register.Andrew Cagney1-0/+4
1997-12-08For "trap", IBT and RIE exceptions, mask all PSW.SM. NB: SteppingAndrew Cagney1-0/+7
1997-12-04Add DM (bit 4) to PSW. See 7-1 for more info.Andrew Cagney4-0/+62
1997-12-03* d10v_sim.h (SEXT56): Define.Andrew Cagney6-1/+182
1997-12-02For "sub", compute carry by comparing inputs.Andrew Cagney2-0/+43
1997-12-02For "msbu", subtract unsigned product from ACC,Andrew Cagney4-1/+31
1997-12-02For "mulxu", store unsigned product in ACC.Andrew Cagney4-4/+36
1997-12-02Test mv[tf]ac instructions.Andrew Cagney1-0/+19
1997-12-02For MACU add unsigned multiply to accumulator.Andrew Cagney3-1/+83
1997-12-02For sub2w, compute carry according to negated addition rules.Andrew Cagney3-1/+75
1997-11-24SanitizationAndrew Cagney1-0/+5
1997-11-17Test SUBI omsnAndrew Cagney1-0/+17
1997-11-10Test rachi instruction.Andrew Cagney3-3/+44
1997-10-15Sanitize additional files.Andrew Cagney1-0/+3
1997-10-15Enable d10v simulator testsuite - two tests: Hello World and exit47.Andrew Cagney4-0/+1072
1997-09-18add missing files.Felix Lee1-0/+11
1997-09-09Add basic tests for d10v-elf simulator.Andrew Cagney2-0/+14
generated by cgit v1.1 at 2024-12-01 20:03:24 +0000