aboutsummaryrefslogtreecommitdiff
path: root/sim/sh
AgeCommit message (Expand)AuthorFilesLines
2004-01-102004-01-07 Michael Snyder <msnyder@redhat.com>Michael Snyder3-122/+134
2004-01-092004-01-07 Michael Snyder <msnyder@redhat.com>Michael Snyder3-137/+588
2004-01-062003-12-18 Michael Snyder <msnyder@redhat.com>Michael Snyder2-90/+93
2003-11-03 * interp.c (fsca_s, fsrra_s): New functions.Joern Rennecke3-6/+87
2003-10-15include/gdb:Joern Rennecke3-0/+18
2003-08-112003-08-11 Shrinivas Atre <shrinivasa@KPITCummins.com>Michael Snyder3-3/+60
2003-08-072003-08-07 Michael Snyder <msnyder@redhat.com>Michael Snyder2-1/+5
2003-07-252003-07-25 Michael Snyder <msnyder@redhat.com>Michael Snyder2-6/+12
2003-07-252003-07-24 Michael Snyder <msnyder@redhat.com>Michael Snyder2-1/+5
2003-07-242003-07-23 Michael Snyder <msnyder@redhat.com>Michael Snyder2-17/+28
2003-07-232003-07-09 Michael Snyder <msnyder@redhat.com>Michael Snyder2-2/+3
2003-07-232003-07-09 Michael Snyder <msnyder@redhat.com>Michael Snyder2-3/+4
2003-07-232003-07-09 Michael Snyder <msnyder@redhat.com>Michael Snyder2-1/+8
2003-07-232003-06-27 Michael Snyder <msnyder@redhat.com>Michael Snyder2-25/+38
2003-07-232003-06-27 Michael Snyder <msnyder@redhat.com>Michael Snyder2-3/+5
2003-07-232003-06-27 Michael Snyder <msnyder@redhat.com>Michael Snyder2-1/+2
2003-07-232003-06-27 Michael Snyder <msnyder@redhat.com>Michael Snyder2-1/+6
2003-07-042003-07-03 Michael Snyder <msnyder@redhat.com>Michael Snyder2-3/+7
2003-06-282003-06-27 Michael Snyder <msnyder@redhat.com>Michael Snyder2-5/+8
2003-06-272003-06-27 Michael Snyder <msnyder@redhat.com>Michael Snyder2-2/+6
2003-02-27Index: arm/ChangeLogAndrew Cagney2-3/+8
2003-02-06Commit Sh2E additionNick Clifton1-24/+24
2002-10-11gcc uses trap 33 for profiling, but the simulator didn't support it.Joern Rennecke3-27/+33
2002-07-17include/gdb:Joern Rennecke3-115/+170
2002-06-18 * interp.c (sim_resume): Fix setting of bus error forJoern Rennecke2-1/+6
2002-06-16Import current --enable-gdb-build-warnings.Andrew Cagney1-0/+4
2002-06-09Move include/callback.h and include/remote-sim.h to include/gdb/.Andrew Cagney2-2/+6
2001-01-30* interp.c (sim_create_inferior): Record program arguments forAlexandre Oliva3-5/+59
2001-01-24* interp.c (trap): Implement time.Alexandre Oliva2-0/+7
2000-10-24* pendanticismBen Elliston2-15/+17
2000-06-07sh-dsp support, simulator speedup by using host byte order:Joern Rennecke1-1/+4
2000-05-24Change profiling so that it is enabled by default. Re-generate everything.Andrew Cagney2-147/+162
2000-05-15sh-dsp support, simulator speedup by using host byte order:Joern Rennecke3-801/+2226
1999-09-09import gdb-1999-09-08 snapshotStan Shebs2-158/+153
1999-08-31import gdb-1999-08-30 snapshotJason Molenda2-12/+36
1999-05-11import gdb-1999-05-10Stan Shebs2-174/+308
1999-04-26import gdb-19990422 snapshotStan Shebs3-28/+431
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs10-0/+8071
1999-04-16Initial creation of sourceware repositoryStan Shebs11-8299/+0
1998-04-26 * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey5-120/+148
1998-04-24 * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey3-36/+1873
1998-01-31Add config support for the size of the target address and OF cell.Andrew Cagney1-0/+4
1998-01-20* aclocal.m4: Recognize --enable-maintainer-mode.Doug Evans2-44/+92
1997-10-22Add LMA_P and DO_WRITE arguments to sim/common/sim-load.c:sim_load_file().Andrew Cagney1-0/+13
1997-09-23Remove need to update <targ>/Makefile.in when adding optional optionsAndrew Cagney2-39/+125
1997-09-22Simplify logic behind the generic configuration option --enable-sim-alignment.Andrew Cagney1-0/+4
1997-09-22Add support for --enable-sim-alignment to simulator common aclocal.m4Andrew Cagney1-0/+8
1997-09-10 * interp.c (sim_resume): poll_quit() at least once per call;Felix Lee1-0/+5
1997-09-05* configure: Regenerated to track ../common/aclocal.m4 changes.David Edelsohn2-71/+307
1997-09-02Support restore-sanitize-sh4 .Joern Rennecke1-1/+1
generated by cgit v1.1 at 2024-11-04 15:44:35 +0000