aboutsummaryrefslogtreecommitdiff
path: root/sim/mips/interp.c
AgeCommit message (Expand)AuthorFilesLines
2000-05-29Remove RCS tags to make synchronisation easier.Nick Clifton1-3/+0
2000-04-09Fix printf botch.Andrew Cagney1-2/+2
2000-03-21* simplify eCos testingFrank Ch. Eigler1-5/+6
2000-03-02* autoconf correctionFrank Ch. Eigler1-0/+7
1999-12-07import gdb-1999-12-06 snapshotJason Molenda1-1/+2
1999-11-17import gdb-1999-11-16 snapshotJason Molenda1-2/+7
1999-09-09import gdb-1999-09-08 snapshotStan Shebs1-1/+6
1999-08-02import gdb-1999-08-02 snapshotJason Molenda1-8/+44
1999-07-19import gdb-1999-07-19 snapshotJason Molenda1-45/+197
1999-07-12import gdb-1999-07-12 snapshotJason Molenda1-5/+37
1999-04-26import gdb-19990422 snapshotStan Shebs1-0/+1
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+3228
1999-04-16Initial creation of sourceware repositoryStan Shebs1-4265/+0
1998-12-30* resolution of eCos-vs.-sky merge conflict!Frank Ch. Eigler1-1/+9
1998-12-30* eCos->devo merge; tx3904 sanitize tags removedFrank Ch. Eigler1-255/+160
1998-11-23Pacify GCC.Andrew Cagney1-7/+5
1998-11-12Add configury for mips-lsi-elf target (32 bit MIPS16).Andrew Cagney1-3/+0
1998-10-27* MONSTER sky -> devo mergeFrank Ch. Eigler1-68/+534
1998-07-31 * sim-main.h: shadow NUM_CORE_REGS from tm-txvu.hRon Unrau1-66/+98
1998-06-16 * sky-pke.c(read_pke_pc): return source address of current pcRon Unrau1-4/+8
1998-06-16* Implement remaining bits in VPU_STAT, CMSAR0, CMSAR1, FBRST. Fix COP2 inte...Ian Carmichael1-15/+2
1998-06-12 * interp.c: added call to sky_command_options_end() to closePatrick Macdonald1-1/+8
1998-06-10* Support for sky hardware interrupts. The sky-dma cannot triggerFrank Ch. Eigler1-1/+7
1998-06-10 * Updated several files to place all sky specific runtime optionsPatrick Macdonald1-98/+10
1998-06-09* Updates to tx3904 peripheral simulations for ECC.Frank Ch. Eigler1-0/+16
1998-06-09* Handle 10 and 20-bit versions of Break instruction. Move handlingIan Carmichael1-44/+1
1998-06-04Added support for the VU insn D (debug) & T (trace) bits.James Lemke1-3/+9
1998-06-04* Early check-in of tx3904 timer sim implementation for ECC.Frank Ch. Eigler1-1/+7
1998-06-02* Move the sanitize comments to the right place.Ian Carmichael1-4/+4
1998-06-02* SYSCALL now uses exception vector.Ian Carmichael1-24/+8
1998-06-01* Small TX39-only patch for ECC.Frank Ch. Eigler1-5/+14
1998-05-21 * interp.c: modified name of GIF devicePatrick Macdonald1-3/+3
1998-05-21* interp.c (sim_fetch_register): Convert internal r5900 regs toAndrew Cagney1-1/+1
1998-05-18* Monster patch - may destablize MIPS sims for a little while.Frank Ch. Eigler1-40/+179
1998-05-07 * Roll Alpha modifications into devo for sky-gpuif*/ sky-gs*/ interp.cPatrick Macdonald1-0/+52
1998-05-07Initial Breakpoint support:Ron Unrau1-2/+4
1998-04-21configure.in, interp.c: Add configure option --with-sim-funit.James Lemke1-0/+20
1998-04-21Implement ERET instruction.Andrew Cagney1-12/+37
1998-04-21For new IGEN simulators, rewrite checks validating correct use of theAndrew Cagney1-18/+4
1998-04-17* Fixed data mangling problems in R5900 COP2 LQC2/SQC2 instructions.Frank Ch. Eigler1-12/+14
1998-04-16* Adapted R5900 COP2 interface code to clarified micro-mode interlockFrank Ch. Eigler1-4/+9
1998-04-15* Changes to make interp.c compile under mips64r5900-sky-elf target.Frank Ch. Eigler1-2/+11
1998-04-15Debug tx19 built from igen sources.Andrew Cagney1-24/+1
1998-04-13* Fixed a one-character typo in COP2 instruction synthesis.Frank Ch. Eigler1-1/+1
1998-04-08* R5900 sky COP2 testing continuing. Today only smallFrank Ch. Eigler1-3/+7
1998-04-07* R5900 COP2 sim testing in progress. The majority of instructions actuallyFrank Ch. Eigler1-2/+2
1998-04-07* R5900 COP2 is now ready for testing. Let loose the dogs!Frank Ch. Eigler1-5/+31
1998-04-05* R5900 COP2 function nearly complete. PKE sim now aware of new GPUIFFrank Ch. Eigler1-89/+125
1998-04-05aclocal.m4: Don't enable inlining when cross-compiling.Andrew Cagney1-631/+149
1998-04-02Re-do load/store operations so that they work for both 32 and 64 bitAndrew Cagney1-15/+16