aboutsummaryrefslogtreecommitdiff
path: root/sim/mips/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
1998-02-03IGEN - Replace IMEM (IMEM_IMMED) macro with IMEM<insn-size> macro,Andrew Cagney1-0/+41
1998-02-02Add support for configuring the size of the floating point unit (fp_word).Andrew Cagney1-0/+21
1998-02-02Rewrite the mipsI/II/III pending-slot code.Andrew Cagney1-0/+12
1998-02-02Always compile FP code (test for FP at run-time).Andrew Cagney1-0/+12
1998-02-01mips: Add multi-processor support for r5900. Others might work.Andrew Cagney1-0/+46
1998-01-31Add config support for the size of the target address and OF cell.Andrew Cagney1-0/+4
1998-01-31mips - for r5900 generate igen simulator.Andrew Cagney1-0/+5
1998-01-31igen: Fix SMP simulator generator support.Andrew Cagney1-0/+9
1998-01-21Use macro GPR_SET(N,VAL) to clear zero registers.Andrew Cagney1-0/+9
1998-01-20* aclocal.m4: Recognize --enable-maintainer-mode.Doug Evans1-0/+4
1998-01-05 * interp.c (sim_monitor): Handle Densan monitor outbyteMark Alexander1-0/+5
1997-12-29 * interp.c (sim_engine_run): msvc cpp barfs on #if (a==b!=c).Felix Lee1-0/+9
1997-12-15In nrun.c, look for sigaction & SA_RESTART. When both present,Andrew Cagney1-0/+5
1997-12-13For MADD et.al. instructions sign extend 32 bit result assigned to aAndrew Cagney1-0/+7
1997-12-12 * configure.in (sim_igen_filter): Multi-sim vr5000 - vr5000 orJeff Law1-1/+8
1997-12-11 * mips.igen (MSUB): Fix to work like MADD.Jeff Law1-0/+5
1997-12-09For bfd, add vr5400 and vr5000 mips machine variants to list of machines.Andrew Cagney1-1/+8
1997-12-04Regenerate configure files.Doug Evans1-0/+4
1997-12-03Missing change log entry.Andrew Cagney1-0/+2
1997-11-26Fix typo in format argument to sim_io_eprintf.Andrew Cagney1-0/+2
1997-11-26Move MDMX instructions which are public knowledge from vr5400.igenAndrew Cagney1-0/+12
1997-11-25sanitize-r5900 not v5900Andrew Cagney1-2/+2
1997-11-25vr5400 sanitize cleanupsAndrew Cagney1-4/+12
1997-11-20o Add SIM_SIGFPE to sim-signalsAndrew Cagney1-2/+6
1997-11-20Allow reads/writes to C0_CONFIG register.Andrew Cagney1-0/+6
1997-11-18 * Makefile.in (SIM_OBJS): Use $(SIM_NEW_COMMON_OBJS).Doug Evans1-0/+4
1997-11-14 * mips.igen: Tag vr5000 instructions.Andrew Cagney1-0/+31
1997-11-11Make the signess of compares between GPR's explicit using a cast toAndrew Cagney1-2/+3
1997-11-11Fix IGEN version of MFC0, MTC0, SWC1, LWC1, SDC1, LDC1, LWXC1,Andrew Cagney1-0/+19
1997-11-06Replace global IPC with function argument cia or current instructionAndrew Cagney1-3/+20
1997-11-06IGEN likes to cache the current instruction address (CIA). Change theAndrew Cagney1-0/+33
1997-11-05Add option --enable-sim-igen to mips configuration. Allows user toAndrew Cagney1-0/+5
1997-11-05Rewrite the MIPS simulator's memory model so that it uses the genericAndrew Cagney1-0/+31
1997-11-05Delete -l and -n options, didn't do anything.Andrew Cagney1-0/+13
1997-11-05Rewrite sim_monitor (implements read, write, open, et.al. systemAndrew Cagney1-0/+17
1997-10-29 * gencode.c: Add tx49 configury and insns.Gavin Romig-Koch1-0/+8
1997-10-29common/sim-bits.h: Document ROTn macro.Andrew Cagney1-0/+7
1997-10-28Add support for 16 byte quantities to sim-endian macro H2T.Andrew Cagney1-0/+4
1997-10-27Separate r5900 specifoc and mips16 instructions.Andrew Cagney1-0/+23
1997-10-27Add mips64vr5400 to configuration listAndrew Cagney1-1/+13
1997-10-25 * sim/mips/gencode.c (build_instruction): Follow sim_write's lead in usingGavin Romig-Koch1-0/+6
1997-10-24Add basic igen configuration to autoconf. Disable.Andrew Cagney1-0/+15
1997-10-24Add function to fetch 32bit instructionsAndrew Cagney1-0/+20
1997-10-21Use SIM*_OVERFLOW_RESULT defined in sim-alu.hAndrew Cagney1-0/+5
1997-10-21Output pc profile statistics once gathered.Andrew Cagney1-0/+4
1997-10-21Delete profile support from MIPS simulator, use sim/common/sim-profileAndrew Cagney1-0/+15
1997-10-20Make mips registers of type unsigned_word.Andrew Cagney1-0/+10
1997-10-16Move register definitions and macros out of interp.c and into sim-main.hAndrew Cagney1-0/+36
1997-10-16Rename generated file engine.c to oengine.c.Andrew Cagney1-0/+7
1997-10-16* gencode.c (build_instruction): Use FPR_STATE not fpr_state.Andrew Cagney1-0/+4