aboutsummaryrefslogtreecommitdiff
path: root/sim/m68hc11/interp.c
AgeCommit message (Expand)AuthorFilesLines
2003-08-08 * sim-main.h (phys_to_virt): Use memory bank parameters to translateStephane Carrez1-13/+95
2003-03-01 * interp.c (sim_fetch_register): Only store a single byte forStephane Carrez1-2/+9
2003-02-27Index: arm/ChangeLogAndrew Cagney1-3/+3
2002-08-13 * interp.c (sim_prepare_for_program): Look up the image for theStephane Carrez1-1/+24
2002-08-13 * interp.c (sim_hw_configure): Return 1 for success.Stephane Carrez1-3/+5
2002-08-13 * dv-m68hc11.c (m68hc11cpu_io_read_buffer): Translate memoryStephane Carrez1-1/+4
2002-08-13 * interp.c (sim_hw_configure): Connect port-X to cpu-write-port.Stephane Carrez1-0/+9
2002-08-13 * m68hc11_sim.c (cpu_special): Handle call and rtc instructions.Stephane Carrez1-5/+18
2002-03-07 * m68hc11_sim.c (cpu_move8): Call sim_engine_abort in default case.Stephane Carrez1-9/+0
2002-03-07 * interp.c (sim_hw_configure): Save the HW cpu pointer in theStephane Carrez1-0/+4
2002-03-07 * sim-main.h (cpu_frame, cpu_frame_list): Remove.Stephane Carrez1-4/+2
2001-07-22 * Makefile.in (SIM_OBJS): Remove sim-resume.oStephane Carrez1-0/+80
2001-05-20Improve HC11 simulator to support HC12Stephane Carrez1-80/+214
2000-09-10Remove soft reg hack in the 68hc11 simulatorStephane Carrez1-49/+1
2000-08-11Use address mapping levels for 68hc11 simulator (kill overlap hack)Stephane Carrez1-4/+4
2000-07-27New simulator.Andrew Cagney1-0/+517
generated by cgit v1.1 at 2024-12-22 05:34:42 +0000