aboutsummaryrefslogtreecommitdiff
path: root/sim/m68hc11/interp.c
AgeCommit message (Expand)AuthorFilesLines
2021-04-12sim: cgen: move cgen_cpu_max_extra_bytes logic into the common codeMike Frysinger1-1/+1
2021-01-30sim: m68hc11: tweak printf-style funcsMike Frysinger1-2/+2
2021-01-01Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2020-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2019-09-19bfd_section_* macrosAlan Modra1-3/+3
2019-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2018-01-02Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2017-01-01update copyright year range in GDB filesJoel Brobecker1-1/+1
2016-08-15sim: unify symbol table handlingMike Frysinger1-37/+12
2016-01-06sim: sim_{create_inferior,open,parse_args}: constify argv/env slightlyMike Frysinger1-2/+2
2016-01-03sim: parse_args: display getopt error ourselvesMike Frysinger1-3/+1
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-12-30sim: cris/m68hc11: move default endian/alignment to configureMike Frysinger1-4/+0
2015-12-30sim: arm/d10v/h8300/m68hc11/microblaze/mips/mn10300/moxie/sh/v850: convert to...Mike Frysinger1-9/+9
2015-11-15sim: sim-close: unify sim_close logicMike Frysinger1-16/+0
2015-06-11sim: m68hc11: delete unused interrupt_namesMike Frysinger1-8/+0
2015-06-11sim: m68hc11: switch to common sim_resumeMike Frysinger1-76/+0
2015-06-11sim: m68hc11/mn10300/v850: delete redundant INLINE definesMike Frysinger1-8/+0
2015-04-13sim: m68hc11: convert to sim-cpuMike Frysinger1-8/+31
2015-03-24sim: m68hc11/mips/mn10300/v850: add basic sim_pc_getMike Frysinger1-0/+6
2015-03-24sim: erc32/h8300/m68hc11: trim unused functionsMike Frysinger1-31/+0
2015-01-01Update year range in copyright notice of all files owned by the GDB project.Joel Brobecker1-1/+1
2014-01-01Update Copyright year range in all files maintained by GDB.Joel Brobecker1-1/+1
2013-01-01Update years in copyright notice for the GDB files.Joel Brobecker1-1/+1
2012-01-04Copyright year update in most files of the GDB Project.Joel Brobecker1-2/+1
2011-07-05sim: start a unified sim_do_commandMike Frysinger1-27/+0
2011-01-01run copyright.sh for 2011.Joel Brobecker1-2/+2
2010-01-01Update copyright notices to add year 2010.Joel Brobecker1-1/+1
2009-01-14 Update the copyright notice of some of the files I missedJoel Brobecker1-1/+1
2008-01-01 Updated copyright notices for most files.Daniel Jacobowitz1-1/+1
2007-08-24 Switch the license of all files explicitly copyright the FSFJoel Brobecker1-5/+4
2007-01-09Copyright updates for 2007.Daniel Jacobowitz1-1/+1
2004-06-15 * interp.c (sim_prepare_for_program): Use bfd_get_section_sizeAlan Modra1-2/+3
2003-08-08 * sim-main.h (phys_to_virt): Use memory bank parameters to translateStephane Carrez1-13/+95
2003-03-01 * interp.c (sim_fetch_register): Only store a single byte forStephane Carrez1-2/+9
2003-02-27Index: arm/ChangeLogAndrew Cagney1-3/+3
2002-08-13 * interp.c (sim_prepare_for_program): Look up the image for theStephane Carrez1-1/+24
2002-08-13 * interp.c (sim_hw_configure): Return 1 for success.Stephane Carrez1-3/+5
2002-08-13 * dv-m68hc11.c (m68hc11cpu_io_read_buffer): Translate memoryStephane Carrez1-1/+4
2002-08-13 * interp.c (sim_hw_configure): Connect port-X to cpu-write-port.Stephane Carrez1-0/+9
2002-08-13 * m68hc11_sim.c (cpu_special): Handle call and rtc instructions.Stephane Carrez1-5/+18
2002-03-07 * m68hc11_sim.c (cpu_move8): Call sim_engine_abort in default case.Stephane Carrez1-9/+0
2002-03-07 * interp.c (sim_hw_configure): Save the HW cpu pointer in theStephane Carrez1-0/+4
2002-03-07 * sim-main.h (cpu_frame, cpu_frame_list): Remove.Stephane Carrez1-4/+2
2001-07-22 * Makefile.in (SIM_OBJS): Remove sim-resume.oStephane Carrez1-0/+80
2001-05-20Improve HC11 simulator to support HC12Stephane Carrez1-80/+214
2000-09-10Remove soft reg hack in the 68hc11 simulatorStephane Carrez1-49/+1
2000-08-11Use address mapping levels for 68hc11 simulator (kill overlap hack)Stephane Carrez1-4/+4
2000-07-27New simulator.Andrew Cagney1-0/+517