aboutsummaryrefslogtreecommitdiff
path: root/sim/igen/gen-semantics.c
AgeCommit message (Collapse)AuthorFilesLines
2002-11-222002-11-21 Andrew Cagney <ac131313@redhat.com>Andrew Cagney1-71/+59
* filter.c: Re-indent. * filter.h, filter_host.h, gen-engine.c, gen-engine.h: Ditto. * gen-icache.c, gen-icache.h, gen-idecode.c: Ditto. * gen-idecode.h, gen-itable.c, gen-itable.h: Ditto. * gen-model.c, gen-model.h, gen-semantics.c: Ditto. * gen-semantics.h, gen-support.c, gen-support.h: Ditto. * gen.c, gen.h, igen.c, igen.h, ld-cache.c, ld-cache.h: Ditto. * ld-decode.c, ld-decode.h, ld-insn.c, ld-insn.h, lf.c: Ditto. * lf.h, misc.c, misc.h, table.c, table.h: Ditto.
2002-11-222002-11-21 Andrew Cagney <ac131313@redhat.com>Andrew Cagney1-16/+19
* Makefile.in: Update copyright. IGEN contributed to the FSF. * filter.c, filter.h, filter_host.c, filter_host.h: Ditto. * gen-engine.c, gen-engine.h, gen-icache.c, gen-icache.h: Ditto. * gen-idecode.c, gen-idecode.h, gen-itable.c: Ditto. * gen-itable.h, gen-model.c, gen-model.h, gen-semantics.c: Ditto. * gen-semantics.h, gen-support.c, gen-support.h, gen.c: Ditto. * gen.h, igen.c, igen.h, ld-cache.c, ld-cache.h: Ditto. * ld-decode.c, ld-decode.h, ld-insn.c, ld-insn.h, lf.c: Ditto. * lf.h, misc.c, misc.h, table.c, table.h: Ditto.
2000-05-29Use GPR_CLEAR instead of GPR_SETNick Clifton1-1/+1
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+390
1999-04-16Initial creation of sourceware repositoryStan Shebs1-377/+0
1997-09-08Add multi-sim support to simulator.Andrew Cagney1-227/+287
1997-05-23Preliminary suport for xor-endian suport in core module.Andrew Cagney1-1/+1
1997-05-23Incorrect test for zero-r0 code gen.Andrew Cagney1-2/+2
1997-05-16o Make tic80 insn file more `cache ready'Andrew Cagney1-0/+9
o Have igen always zero r0 instead of constantly checking if the designated register is r0.
1997-05-05Fix problems -Wall foundMichael Meissner1-4/+9
1997-04-22TIc80 simulator checkpoint - runs 3 instructions - trap, addu, br.a.Andrew Cagney1-0/+303