aboutsummaryrefslogtreecommitdiff
path: root/sim/igen/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2002-05-01[ common/ChangeLog ]Chris Demetriou1-0/+4
2002-03-24* gen.c (format_name_cmp): New function.Andrew Cagney1-0/+7
2002-03-082002-03-07 Chris Demetriou <cgd@broadcom.com>Chris Demetriou1-0/+4
2000-05-29Use GPR_CLEAR instead of GPR_SETNick Clifton1-0/+5
2000-05-24Change profiling so that it is enabled by default. Re-generate everything.Andrew Cagney1-0/+4
1999-09-09import gdb-1999-09-08 snapshotStan Shebs1-0/+9
1999-05-11import gdb-1999-05-10Stan Shebs1-0/+4
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+998
1999-04-16Initial creation of sourceware repositoryStan Shebs1-996/+0
1998-12-04* gen-engine.c (print_run_body): Prefix instruction_address.Andrew Cagney1-2/+18
1998-07-29Fix incorrect calculation of conditional field when being extractedAndrew Cagney1-0/+5
1998-07-28Problems with conditional instruction-table fields (N!M, N=M, ...).Andrew Cagney1-0/+25
1998-04-24 * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey1-0/+9
1998-04-24* ld-insn.c (load_insn_table): Terminate error with NL.Andrew Cagney1-0/+12
1998-04-22Regenerate configureMichael Meissner1-0/+5
1998-04-21* gen-icache.c (print_icache_extraction): When generating #defineAndrew Cagney1-0/+16
1998-04-14Broke parsing of !<val>!<val> when adding support for =<field>. Fix.Andrew Cagney1-0/+7
1998-04-14Add support for instruction word conditionals of the form `XXX!YYY'Andrew Cagney1-0/+38
1998-04-04Cleanup INLINE support for simulators using common framework.Andrew Cagney1-0/+20
1998-04-03Don't bother generating trace prefix string when not tracing.Andrew Cagney1-0/+10
1998-03-24* gen-engine.c (print_run_body): Re-extract the CIA afterAndrew Cagney1-0/+5
1998-03-24 * Makefile.in: Get SHELL from configure.Stu Grossman1-0/+16
1998-02-23Generate ENGINE_ISSUE hooks as part of SMP simulator.Andrew Cagney1-0/+5
1998-02-23 * ld-insn.c (parse_function_record): When -Wnodiscard, suppressAndrew Cagney1-0/+45
1998-01-31mips - for r5900 generate igen simulator.Andrew Cagney1-1/+6
1998-01-31igen: Fix SMP simulator generator support.Andrew Cagney1-0/+27
1998-01-21Use macro GPR_SET(N,VAL) to clear zero registers.Andrew Cagney1-0/+47
1997-11-04 * gen-idecode.c (print_jump_until_stop_body): Use `#if 0' instead ofBrendan Kehoe1-0/+5
1997-11-04do not assume NULL is an integer constantMichael Meissner1-0/+5
1997-10-29common/sim-bits.h: Document ROTn macro.Andrew Cagney1-0/+4
1997-10-28Add support for 16 byte quantities to sim-endian macro H2T.Andrew Cagney1-0/+28
1997-10-27Add include-file support to igen.Andrew Cagney1-0/+21
1997-10-16* gen-semantics.c (print_semantic_body): Use CIA not cia.ip. EscapeAndrew Cagney1-0/+6
1997-10-14Output line-ref to original igen source file when generating traceAndrew Cagney1-0/+16
1997-10-09Add -Wnodiscard option so that warning about discarded instructionsAndrew Cagney1-0/+33
1997-09-19Change semantic function name to semantic_<INSN>_<FMT> instead ofAndrew Cagney1-0/+5
1997-09-16Differentiate between a non-zero string and a constant zero field.Andrew Cagney1-0/+5
1997-09-15 * igen.c (gen_run_c): Handle non-multi-sim case.Andrew Cagney1-0/+2
1997-09-15Update to reflect change to sim/common/aclocal.m4 (allow sim/commonAndrew Cagney1-0/+5
1997-09-12Generate instruction profile call with each instruction.Andrew Cagney1-0/+6
1997-09-10(gen_itable_h): Output an enum defining the max size of the itableAndrew Cagney1-0/+7
1997-09-08Add multi-sim support to simulator.Andrew Cagney1-0/+78
1997-06-06Clean up formatting of instruction traces.Andrew Cagney1-0/+33
1997-05-29Add a simple dissasembler to igenAndrew Cagney1-0/+31
1997-05-27Extend xor-endian and per-cpu support in core module.Andrew Cagney1-0/+4
1997-05-23Incorrect test for zero-r0 code gen.Andrew Cagney1-0/+10
1997-05-16o Make tic80 insn file more `cache ready'Andrew Cagney1-0/+7
1997-05-07o Clean-up tic80 fp tracingAndrew Cagney1-0/+11
1997-05-06Enable --trace-linenum supportMichael Meissner1-0/+5
1997-05-05Fix problems -Wall foundMichael Meissner1-0/+24