aboutsummaryrefslogtreecommitdiff
path: root/sim/frv/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-3368/+0
2021-06-30sim: cris/frv/iq2000/lm32: merge with common configure scriptMike Frysinger1-0/+7
2021-06-30sim: unify scache settingsMike Frysinger1-0/+6
2021-06-30sim: frv: scope the unique configure flagMike Frysinger1-0/+6
2021-06-30sim: move default model to the runtime sim stateMike Frysinger1-0/+7
2021-06-30sim: namespace sim_machsMike Frysinger1-0/+7
2021-06-29sim: model: constify sim_machs storageMike Frysinger1-0/+4
2021-06-28sim: cgen: delete unused record_trace_results functionsMike Frysinger1-0/+4
2021-06-27sim: frv: add missing const typeMike Frysinger1-0/+4
2021-06-27sim: frv: fix engine hookMike Frysinger1-0/+4
2021-06-27sim: frv: fix up various missing prototype warningsMike Frysinger1-0/+10
2021-06-27sim: frv: fix some printf type mismatch warningsMike Frysinger1-0/+5
2021-06-27sim: frv: fix uninitialized variable warningMike Frysinger1-0/+4
2021-06-27sim: frv: fix return type for post_wait_for funcsMike Frysinger1-0/+12
2021-06-27sim: frv: fix ambiguous else compiler warningsMike Frysinger1-0/+6
2021-06-22sim: drop configure scripts for simple portsMike Frysinger1-0/+4
2021-06-21sim: unify hardware settingsMike Frysinger1-0/+5
2021-06-21sim: hw: rework configure option & device selectionMike Frysinger1-0/+4
2021-06-20sim: delete SIM_AC_COMMON macroMike Frysinger1-0/+5
2021-06-20sim: unify general maintainer settingsMike Frysinger1-0/+5
2021-06-20sim: unify cgen maintainer settingsMike Frysinger1-0/+6
2021-06-20sim: move sim-inline to the common codeMike Frysinger1-0/+5
2021-06-19sim: unify bfd library dependency testing logicMike Frysinger1-0/+5
2021-06-19sim: unify various library testing logicMike Frysinger1-0/+4
2021-06-18sim: unify -Werror build settingsMike Frysinger1-0/+4
2021-06-18sim: move -Werror disabling to MakefileMike Frysinger1-0/+6
2021-06-18sim: split sim-signal.h include outMike Frysinger1-0/+5
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger1-0/+6
2021-06-17sim: split sim/callback.h include outMike Frysinger1-0/+4
2021-06-16sim: drop obsolete AC_EXEEXT callMike Frysinger1-0/+4
2021-06-16sim: drop arch-specific config.hMike Frysinger1-0/+5
2021-06-15sim: move dv-sockser define to CPPFLAGSMike Frysinger1-0/+4
2021-06-12sim: overhaul alignment settings managementMike Frysinger1-0/+5
2021-06-12sim: unify assert build settingsMike Frysinger1-0/+4
2021-06-12sim: unify platform function & header testsMike Frysinger1-0/+4
2021-06-09sim: cgen: inline cgen_init logicMike Frysinger1-0/+4
2021-05-29sim: frv: fix up a bunch of prototype warningsMike Frysinger1-0/+16
2021-05-29sim: frv: fix compiler parentheses suggestions warningsMike Frysinger1-0/+13
2021-05-17sim: cgen: invert sim_state storage for cgen portsMike Frysinger1-0/+4
2021-05-16sim: switch config.h usage to defs.hMike Frysinger1-0/+7
2021-05-16sim: riscv: move __int128 check to configureMike Frysinger1-0/+4
2021-05-04sim: add support for build-time ar & ranlibMike Frysinger1-0/+4
2021-05-01sim: nrun: add local strsignal prototypeMike Frysinger1-0/+4
2021-04-26sim: nltvals: unify common syscall tablesMike Frysinger1-0/+4
2021-04-26sim: enable hardware support by defaultMike Frysinger1-0/+5
2021-04-23sim: simplify hardware m4 macroMike Frysinger1-0/+5
2021-04-22Do not check for sys/time.h or sys/times.hTom Tromey1-0/+4
2021-04-22Remove and modernize dependencies in simTom Tromey1-0/+9
2021-04-22Require GNU makeTom Tromey1-0/+4
2021-04-21sim: regen against sim/m4/Mike Frysinger1-0/+4
generated by cgit v1.1 at 2024-11-23 07:50:15 +0000