aboutsummaryrefslogtreecommitdiff
path: root/sim/erc32/sis.h
AgeCommit message (Expand)AuthorFilesLines
2016-01-03sim: drop host endian configure optionMike Frysinger1-1/+1
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-05-08Switch erc32 simulator copyright headers to FSF.Joel Brobecker1-20/+14
2015-04-19sim/erc32: Switched emulated memory to host endian order.Jiri Gaisler1-0/+2
2015-03-28sim/erc32: Fix a few compiler warningsJiri Gaisler1-2/+2
2015-03-28sim/erc32: Use memory_iread() function for instruction fetching.Jiri Gaisler1-0/+2
2015-03-17sim/erc32: Added -v command line switch for verbose outputJiri Gaisler1-6/+4
2015-03-16sim/erc32: use SIM_AC_OPTION_HOSTENDIAN to probe for host endianessJiri Gaisler1-3/+8
2015-02-21sim/erc32: Fix incorrect simulator performance reportJiri Gaisler1-2/+3
2014-01-07remove PARAMS from simTom Tromey1-46/+46
2012-12-19[sim] Update old contact info in GPL license noticesJoel Brobecker1-2/+1
2012-12-19Update sim copyright headers from GPLv2-or-later to GPLv3-or-later.Joel Brobecker1-1/+1
2012-06-15sim/erc32/sys.h: Include "config.h".Joel Brobecker1-0/+1
2010-05-20Fix erc32 sim build failure due to missing stdint.h.Joel Brobecker1-3/+4
2010-05-112010-04-20 Tiemen Schut <T.Schut@sron.nl>Joel Sherrill1-23/+24
2002-06-09Move include/callback.h and include/remote-sim.h to include/gdb/.Andrew Cagney1-2/+2
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+217
1999-04-16Initial creation of sourceware repositoryStan Shebs1-145/+0
1996-07-04 * erc32.c (mec_reset mec_read mec_write memory_read memory_write),Stu Grossman1-0/+145
generated by cgit v1.1 at 2024-12-02 13:01:38 +0000