aboutsummaryrefslogtreecommitdiff
path: root/sim/erc32/exec.c
AgeCommit message (Expand)AuthorFilesLines
2019-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2018-01-02Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2017-01-01update copyright year range in GDB filesJoel Brobecker1-1/+1
2016-01-03sim: drop host endian configure optionMike Frysinger1-1/+1
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-05-17sim: erc32: restore attributionMike Frysinger1-1/+4
2015-05-08Switch erc32 simulator copyright headers to FSF.Joel Brobecker1-20/+14
2015-04-24Fix typos in sim sources exposed by static analysis.Nick Clifton1-1/+1
2015-04-19sim/erc32: Switched emulated memory to host endian order.Jiri Gaisler1-9/+49
2015-03-28sim: erc32: strip paren from return statementsMike Frysinger1-15/+15
2015-03-16sim/erc32: use SIM_AC_OPTION_HOSTENDIAN to probe for host endianessJiri Gaisler1-4/+3
2015-02-21sim/erc32: Corrected wrong CPU implementation and version ID in psrJiri Gaisler1-1/+1
2014-01-07remove PARAMS from simTom Tromey1-8/+8
2012-12-19[sim] Update old contact info in GPL license noticesJoel Brobecker1-2/+1
2012-12-19Update sim copyright headers from GPLv2-or-later to GPLv3-or-later.Joel Brobecker1-1/+1
2012-08-16 * end.c: Include config.h before system header files.Nick Clifton1-0/+1
2008-11-112008-11-10 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill1-2/+2
2005-03-072005-03-07 Jerome Guitton <guitton@gnat.com>Jerome Guitton1-0/+2
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+2041
1999-04-16Initial creation of sourceware repositoryStan Shebs1-1597/+0
1996-05-20 New sparc simulator from the ESA.Rob Savoye1-0/+1597
generated by cgit v1.1 at 2024-11-23 15:30:55 +0000