aboutsummaryrefslogtreecommitdiff
path: root/sim/d10v/simops.c
AgeCommit message (Expand)AuthorFilesLines
1999-04-26import gdb-19990422 snapshotStan Shebs1-2/+6
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+3252
1999-04-16Initial creation of sourceware repositoryStan Shebs1-3252/+0
1999-01-271999-01-26 Jason Molenda (jsm@bugshack.cygnus.com)Jason Molenda1-868/+1032
1998-02-13Implement separate user (SPU) and interrupt (SPI) stack pointers.Andrew Cagney1-0/+2
1998-02-11Don't abort() when system call is unknown.Andrew Cagney1-1/+1
1998-02-11Ensure zero-hardwired bits in DPSW remain zero.Andrew Cagney1-3/+35
1998-01-23First round of d10v ABI changesMichael Meissner1-68/+68
1997-12-08For "trap", IBT and RIE exceptions, mask all PSW.SM. NB: SteppingAndrew Cagney1-77/+79
1997-12-04Add DM (bit 4) to PSW. See 7-1 for more info.Andrew Cagney1-0/+2
1997-12-03* d10v_sim.h (SEXT56): Define.Andrew Cagney1-6/+10
1997-12-02For "msbu", subtract unsigned product from ACC,Andrew Cagney1-4/+8
1997-12-02For "mulxu", store unsigned product in ACC.Andrew Cagney1-3/+6
1997-12-02For MACU add unsigned multiply to accumulator.Andrew Cagney1-4/+8
1997-12-02For sub2w, compute carry according to negated addition rules.Andrew Cagney1-2/+3
1997-12-01Rework sim/common/sim-alu.h to differentiate between direcctAndrew Cagney1-11/+16
1997-10-13 * simops.c (OP_6A01): Change OP_POSTDEC to OP_POSTINC and moveFred Fish1-8/+8
1997-10-11 * simops.c (OP_6401): postdecrement on r15 is OK, remove exception.Fred Fish1-15/+3
1997-04-17Cleanups to compile under FreeBSDAndrew Cagney1-40/+24
1997-03-13Fix problems in setting the carry bitMichael Meissner1-31/+22
1997-03-13Fix os_printf_filtered; Flush stdout after calling printf_filteredMichael Meissner1-24/+58
1996-10-30Fix -t option to work with memory mapping; Print PC in some error messagesMichael Meissner1-22/+1
1996-10-29Tue Oct 29 12:13:52 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-16/+54
1996-10-16Fix tracing of accumulatorsMichael Meissner1-2/+2
1996-10-15Better error messages when a program stops due to signal; support d10v getpid...Michael Meissner1-0/+145
1996-10-13Fix ld2w r2,@r2 so that r3 loads the proper valueMichael Meissner1-13/+93
1996-09-25Fix tracing for st2wMichael Meissner1-12/+41
1996-09-20Make sure cmp{,eq,u}i use correct castsMichael Meissner1-5/+5
1996-09-19Fix tracing infoMichael Meissner1-1/+1
1996-09-19Make sure there is a trailing space after the instructionMichael Meissner1-2/+2
1996-09-19Provide macros that can be overriden for the width of the PC & line number fi...Michael Meissner1-6/+21
1996-09-18Rename sim_bfd -> exec_bfd for gdb compatibilityMichael Meissner1-6/+6
1996-09-18Make exit/stop return correct exit value; Add line number tracing.Michael Meissner1-19/+94
1996-09-14For unknown traps, print contents of registers and continue executionMichael Meissner1-0/+31
1996-09-12 * simops.c (OP_5F00): Fix problems with system calls.Mark Alexander1-40/+17
1996-09-12Correct trap tracing informationMichael Meissner1-1/+1
1996-09-09Addi needs to set the carryMichael Meissner1-0/+5
1996-09-09Fix ld2w tracingMichael Meissner1-1/+1
1996-09-09Correct tracing of cpfgMichael Meissner1-2/+6
1996-09-09Make ex{f,t}* tests agree with bookMichael Meissner1-8/+8
1996-09-09Fix accumulator shiftsMichael Meissner1-5/+25
1996-09-07Fri Sep 6 17:56:17 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-2/+2
1996-09-04More debug support; Enable -t/-v to work correctly; Add --enable-sim-cflags c...Michael Meissner1-133/+165
1996-09-04Enhance debug supportMichael Meissner1-467/+679
1996-09-04 * simops.c: Include correct syscall.h for d10v, not host's.Mark Alexander1-4/+4
1996-09-03Portability fixes; re-add printf/putchar trapsMichael Meissner1-16/+192
1996-08-28New file.Martin Hunt1-4/+15
1996-08-27Mon Aug 26 18:30:28 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-82/+268
1996-08-03Fri Aug 2 17:44:24 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-68/+357
1996-08-02Thu Aug 1 17:05:24 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-0/+1728