aboutsummaryrefslogtreecommitdiff
path: root/sim/d10v/d10v_sim.h
AgeCommit message (Collapse)AuthorFilesLines
2002-06-17* d10v_sim.h (SET_PSW_BIT): Add cast to avoid inverting an enum.Andrew Cagney1-1/+1
2002-06-09Move include/callback.h and include/remote-sim.h to include/gdb/.Andrew Cagney1-2/+2
Update accordingly.
2002-06-032002-05-28 Elena Zannoni <ezannoni@redhat.com>Elena Zannoni1-1/+1
From Jason Eckhardt <jle@redhat.com> * d10v_sim.h (INC_ADDR): Correctly handle the case where MOD_E is less than MOD_S (post-decrement).
2000-02-09Report SIGBUS and halt simulation when ld/st detect a misaligned address.Andrew Cagney1-0/+1
2000-01-06import gdb-2000-01-05 snapshotJason Molenda1-1/+2
1999-11-17import gdb-1999-11-16 snapshotJason Molenda1-15/+48
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+452
1999-04-16Initial creation of sourceware repositoryStan Shebs1-244/+0
1998-02-13Implement separate user (SPU) and interrupt (SPI) stack pointers.Andrew Cagney1-0/+5
1998-02-11Ensure zero-hardwired bits in DPSW remain zero.Andrew Cagney1-1/+4
1997-12-08Fix typo, REP_S was refering to REP_E register.Andrew Cagney1-1/+1
Add test.
1997-12-08For "trap", IBT and RIE exceptions, mask all PSW.SM. NB: SteppingAndrew Cagney1-10/+50
through an exception may not work correctly. For GDB reads/writes to the control registers, ensure the cpu state is updated correctly.
1997-12-04Add DM (bit 4) to PSW. See 7-1 for more info.Andrew Cagney1-0/+1
Test.
1997-12-03* d10v_sim.h (SEXT56): Define.Andrew Cagney1-48/+28
* simops.c (OP_4201): For "rac", sign extend 56 bit value before it is shifted. * d10v_sim.h (MAX32, MIN32, MASK32, MASK40): Re-define using SIGNED64 macro.
1996-10-30Fix -t option to work with memory mapping; Print PC in some error messagesMichael Meissner1-0/+6
1996-10-29Tue Oct 29 12:13:52 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-9/+22
* interp.c (sim_size): Now allocates unified memory for imap segments 0,1,2, and 127. Initializes imap0 and imap1 to 0x1000. Initializes dmap to 0. (sim_write): Just call xfer_mem(). (sim_read): Just call xfer_mem(). (xfer_mem): New function. Does appropriate memory mapping and copies bytes. (dmem_addr): New function. Reads dmap register and translates data addresses to local addresses. (pc_addr): New function. Reads imap register and computes local address corresponding to contents of the PC. (sim_resume): Change to use pc_addr(). (sim_create_inferior): Change reinitialization code. Also reinitializes imap[01] and dmap. (sim_fetch_register): Add fake registers 32,33,34 for imap0, imap1, and dmap. (sim_store_register): Add fake registers 32,33,34 for imap0, imap1, and dmap. * simops.c (MEMPTR): Redefine to use dmem_addr(). (OP_5F00): Replace references to STate.imem with dmem_addr(). * d10v-sim.h (State): Remove mem_min and mem_max. Add umem[128]. (RB,SW,RW,SLW,RLW): Redefine to use dmem_addr(). (IMAP0,IMAP1,DMAP,SET_IMAP,SET_IMAP1,SET_DMAP): Define.
1996-10-22Provide better statistics, particularly for doing VLIW work; Fix ldb to ↵Michael Meissner1-8/+19
correctly sign extend
1996-10-16Make read/write memory functions inlinedMichael Meissner1-6/+6
1996-10-16Make read/write memory functions inlinedMichael Meissner1-17/+19
1996-09-04More debug support; Enable -t/-v to work correctly; Add --enable-sim-cflags ↵Michael Meissner1-10/+43
configure switch
1996-09-04Enhance debug supportMichael Meissner1-0/+24
1996-08-29Wed Aug 28 17:33:19 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-9/+26
* Makefile.in, d10v_sim.h, interp.c: Fix byte-order problems.
1996-08-27Mon Aug 26 18:30:28 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-2/+7
* d10v_sim.h (SEXT32): Added. * interp.c: Commented out printfs. * simops.c: Fixed error in sb and st2w.
1996-08-03Fri Aug 2 17:44:24 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-4/+4
* d10v_sim.h, simops.c: Snapshot
1996-08-02Thu Aug 1 17:05:24 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1-0/+104
* ChangeLog, Makefile.in, configure, configure.in, d10v_sim.h, gencode.c, interp.c, simops.c: Created.