aboutsummaryrefslogtreecommitdiff
path: root/sim/cris
AgeCommit message (Expand)AuthorFilesLines
2021-06-19sim: unify toolchain probing logicMike Frysinger2-1360/+26
2021-06-19sim: unify bfd library dependency testing logicMike Frysinger3-7691/+6
2021-06-19sim: unify various library testing logicMike Frysinger2-141/+6
2021-06-18sim: unify -Werror build settingsMike Frysinger3-112/+6
2021-06-18sim: move -Werror disabling to MakefileMike Frysinger4-106/+116
2021-06-18sim: split sim-signal.h include outMike Frysinger2-0/+5
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger5-56/+11
2021-06-17sim: split sim/callback.h include outMike Frysinger2-0/+5
2021-06-16sim: drop obsolete AC_EXEEXT callMike Frysinger2-2/+4
2021-06-16sim: drop arch-specific config.hMike Frysinger4-281/+49
2021-06-15sim: move dv-sockser define to CPPFLAGSMike Frysinger3-8/+5
2021-06-12sim: start unifying portability shimsMike Frysinger2-0/+5
2021-06-12sim: assume sys/select.h always existsMike Frysinger3-6/+6
2021-06-12sim: overhaul alignment settings managementMike Frysinger4-56/+8
2021-06-12sim: unify bug & package settingsMike Frysinger3-87/+2
2021-06-12sim: unify debug/stdio/trace/profile build settingsMike Frysinger2-150/+2
2021-06-12sim: unify environment build settingsMike Frysinger3-32/+2
2021-06-12sim: unify assert build settingsMike Frysinger4-28/+6
2021-06-12sim: unify platform function & header testsMike Frysinger4-580/+7
2021-06-09sim: cgen: inline cgen_init logicMike Frysinger2-4/+4
2021-05-24opcodes: cris: move desc & opc files from sim/Mike Frysinger5-3339/+13
2021-05-23sim: cris: fix memory setup typosMike Frysinger2-1/+5
2021-05-23sim: cris: add unistd.h for environ declMike Frysinger2-0/+5
2021-05-17sim: cgen: invert sim_state storage for cgen portsMike Frysinger2-10/+4
2021-05-16sim: switch config.h usage to defs.hMike Frysinger10-4/+31
2021-05-16sim: riscv: move __int128 check to configureMike Frysinger3-2/+19
2021-05-15sim: switch to libiberty environ.hMike Frysinger2-16/+11
2021-05-14sim: callback: convert time interface to 64-bitMike Frysinger2-7/+9
2021-05-04Add missing stdlib.h includes to simTom Tromey2-0/+6
2021-05-04sim: add support for build-time ar & ranlibMike Frysinger2-2/+14
2021-05-04sim: clean up bfd_vma printingMike Frysinger2-7/+15
2021-05-01sim: nrun: add local strsignal prototypeMike Frysinger3-2/+12
2021-04-26sim: nltvals: unify common syscall tablesMike Frysinger2-3/+4
2021-04-25Add engv32.h to SIM_EXTRA_DEPS in sim/crisTom Tromey2-1/+5
2021-04-23sim: simplify hardware m4 macroMike Frysinger3-8/+7
2021-04-22Do not check for sys/time.h or sys/times.hTom Tromey5-18/+8
2021-04-22Remove and modernize dependencies in simTom Tromey2-28/+9
2021-04-22Require GNU makeTom Tromey2-67/+6
2021-04-21sim: regen against sim/m4/Mike Frysinger2-12/+16
2021-04-21sim: use -Werror when probing for supported warning flagsSimon Marchi2-1/+5
2021-04-18sim: switch to AC_CHECK_HEADERS_ONCEMike Frysinger3-63/+64
2021-04-18sim: switch to AC_CHECK_FUNCS_ONCE & merge a littleMike Frysinger2-25/+52
2021-04-12sim: cgen: move cgen_cpu_max_extra_bytes logic into the common codeMike Frysinger2-1/+5
2021-04-08Add system includes in simTom Tromey3-0/+8
2021-04-02sim: unify toolchain settingsMike Frysinger3-153/+162
2021-02-28sim: set up build-time compiler settingsMike Frysinger1-9/+10
2021-02-28sim: use AC_CHECK_TOOL to find arMike Frysinger1-3/+93
2021-02-28sim: require AC_PROG_CPP explicitlyMike Frysinger2-140/+145
2021-02-21sim: common: split up acinclude.m4 into individual m4 filesMike Frysinger4-8/+35
2021-02-13sim: switch to AC_CONFIG_MACRO_DIRSMike Frysinger4-1834/+35
generated by cgit v1.1 at 2024-11-19 04:29:38 +0000