aboutsummaryrefslogtreecommitdiff
path: root/sim/bfin
AgeCommit message (Expand)AuthorFilesLines
2011-12-03sim: generate build dependencies on the flyMike Frysinger4-34/+306
2011-10-19sim: dv-cfi: check for log2 support in libm when enabledMike Frysinger2-0/+52
2011-10-18sim: rename common/aclocal.m4 to common/acinclude.m4Mike Frysinger4-8/+18
2011-10-18sim: move from common.m4 to SIM_AC_COMMONMike Frysinger3-364/+353
2011-09-29sim: bfin: use store buffer for VIT_MAX insnsMike Frysinger2-2/+6
2011-07-05sim: start a unified sim_do_commandMike Frysinger2-7/+4
2011-07-01sim: bfin: implement stat_map for virtual environments (libgloss)Mike Frysinger2-4/+30
2011-06-22sim: bfin: pass up result2/errcode with libgloss syscallsMike Frysinger2-2/+7
2011-06-18sim: bfin: set ASTAT AV/AVS when shifting accumulators overflowMike Frysinger2-0/+12
2011-06-18sim: bfin: do not touch ASTAT[V] when shifting accumulatorsMike Frysinger2-3/+9
2011-06-18sim: bfin: do not extend accumulator in LSHIFT insnsMike Frysinger2-1/+6
2011-06-18sim: bfin: tweak saturation handling with TFU/FU modes and MM bitMike Frysinger2-14/+35
2011-06-18sim: bfin: handle large shift values with accumulator shift insnsMike Frysinger2-2/+14
2011-06-18sim: bfin: handle odd shift values with shift insnsMike Frysinger2-7/+36
2011-06-18sim: bfin: fix M_IH saturation sizeMike Frysinger2-17/+6
2011-06-18sim: bfin: handle V/VS saturation in dsp mac insnsMike Frysinger2-25/+58
2011-06-18sim: bfin: handle the MM flag in M_IU/M_TFU modes with dsp insnsMike Frysinger2-0/+10
2011-06-18sim: bfin: fix sign extension in dsp insns with MM flagMike Frysinger2-8/+10
2011-06-18sim: bfin: fix dsp insns IH saturation/rounding behaviorMike Frysinger2-1/+16
2011-06-18sim: bfin: fix inverted changelog entryMike Frysinger1-1/+1
2011-06-18sim: bfin: fix accumulator edge case saturationMike Frysinger2-2/+7
2011-06-18sim: bfin: use freeargv for freeing argvsMike Frysinger2-1/+5
2011-06-04sim: bfin: add support for glued SIC interrupt linesMike Frysinger2-25/+71
2011-06-04sim: bfin: push SIC mappings to device treeMike Frysinger3-589/+723
2011-06-03sim: bfin: dma: fix indentationMike Frysinger2-1/+5
2011-05-26sim: bfin: switch to new syscall trace levelMike Frysinger2-1/+5
2011-05-25sim: bfin: move model data into machs.hMike Frysinger31-109/+80
2011-05-25sim: bfin: add a performance monitor stubMike Frysinger7-0/+196
2011-05-25sim: bfin: add bf526-0.2/bf54x-0.4 rom regionsMike Frysinger6-0/+27
2011-05-14sim: bfin: allow pushing of SPMike Frysinger2-2/+6
2011-05-14sim: bfin: implement loop back support in the UARTsMike Frysinger4-23/+62
2011-05-09sim: bfin: fix UART LSR read-only bit saturationMike Frysinger2-0/+6
2011-04-27sim: bfin: constify dmac pmap arraysMike Frysinger2-13/+22
2011-04-26sim: gpio: add output supportMike Frysinger2-16/+53
2011-04-26sim: gpio: update mask a/b signals betterMike Frysinger2-12/+49
2011-04-16sim: bfin: use store buffer with more 32bit insnsMike Frysinger2-23/+37
2011-04-15sim: bfin: handle implicit DISALGNEXCPT with video insnsMike Frysinger2-0/+30
2011-04-11sim: bfin: respect the port level on signals to the SICMike Frysinger2-16/+32
2011-04-11sim: bfin: add missing GPIO pin 15Mike Frysinger2-0/+5
2011-04-01sim: bfin: add OTP output portMike Frysinger2-0/+12
2011-03-29sim: bfin: regen configure to include new cfi deviceMike Frysinger2-1/+5
2011-03-29sim: bfin: fix sign extension with 16bit acc add insnsMike Frysinger2-9/+9
2011-03-27sim: bfin: handle saturation with RND12 sub insnsMike Frysinger2-1/+11
2011-03-26sim: bfin: add missing VS set with add/sub insnsMike Frysinger2-0/+7
2011-03-25sim: bfin: add hw tracing to gpio/sic port eventsMike Frysinger3-10/+64
2011-03-25sim: bfin: fix GPIO logic bugs when processing eventsMike Frysinger2-4/+16
2011-03-25sim: bfin: fix clear/set/toggle GPIO handlingMike Frysinger2-0/+11
2011-03-24sim: bfin: document SIC limitationMike Frysinger2-1/+27
2011-03-24sim: bfin: fix inverted W1C logicMike Frysinger14-17/+34
2011-03-24sim: bfin: define more UART LSR bitsMike Frysinger2-7/+16
generated by cgit v1.1 at 2024-12-15 22:18:03 +0000