aboutsummaryrefslogtreecommitdiff
path: root/sim/bfin/machs.c
AgeCommit message (Expand)AuthorFilesLines
2021-05-01sim: bfin: move option inits to respective modulesMike Frysinger1-1/+11
2021-01-04sim: include stdlib.h for atoi()Mike Frysinger1-0/+2
2021-01-01Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2020-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2019-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2018-01-02Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2017-01-01update copyright year range in GDB filesJoel Brobecker1-1/+1
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-12-25sim: move MACH/MODEL types into SIM_xxx namespaceMike Frysinger1-7/+7
2015-01-01Update year range in copyright notice of all files owned by the GDB project.Joel Brobecker1-1/+1
2014-01-01Update Copyright year range in all files maintained by GDB.Joel Brobecker1-1/+1
2013-01-01Update years in copyright notice for the GDB files.Joel Brobecker1-1/+1
2012-08-01sim: bfin: set bfrom alias field to correct sizeMike Frysinger1-10/+10
2012-08-01sim: bfin: update return value in bfin_reg_{fetch,store}Mike Frysinger1-4/+4
2012-04-09sim: bfin: new PINT modelMike Frysinger1-1/+50
2012-04-09sim: bfin: new GPIO modelMike Frysinger1-1/+30
2012-04-01sim: bfin: fix unused bfrom handling for BF535Mike Frysinger1-1/+1
2012-01-04Copyright year update in most files of the GDB Project.Joel Brobecker1-1/+1
2011-06-04sim: bfin: add support for glued SIC interrupt linesMike Frysinger1-25/+62
2011-06-04sim: bfin: push SIC mappings to device treeMike Frysinger1-35/+619
2011-05-25sim: bfin: move model data into machs.hMike Frysinger1-26/+0
2011-05-25sim: bfin: add a performance monitor stubMike Frysinger1-0/+2
2011-05-25sim: bfin: add bf526-0.2/bf54x-0.4 rom regionsMike Frysinger1-0/+3
2011-03-24sim: bfin: fix thinko in bfin_gpio bus addressesMike Frysinger1-30/+31
2011-03-15sim: bfin: add GPIO device simulationMike Frysinger1-28/+37
2011-03-15sim: bfin: fix brace styleMike Frysinger1-44/+88
2011-03-06sim: bfin: new portMike Frysinger1-0/+1287