aboutsummaryrefslogtreecommitdiff
path: root/sim/bfin/bfin-sim.c
AgeCommit message (Expand)AuthorFilesLines
2011-04-16sim: bfin: use store buffer with more 32bit insnsMike Frysinger1-23/+29
2011-04-15sim: bfin: handle implicit DISALGNEXCPT with video insnsMike Frysinger1-0/+24
2011-03-29sim: bfin: fix sign extension with 16bit acc add insnsMike Frysinger1-9/+2
2011-03-27sim: bfin: handle saturation with RND12 sub insnsMike Frysinger1-1/+6
2011-03-26sim: bfin: add missing VS set with add/sub insnsMike Frysinger1-0/+3
2011-03-24sim: bfin: update VIT_MAX behavior to match hardware when Acc.X bits are setMike Frysinger1-2/+2
2011-03-24sim: bfin: always do 16bit sign extension with the SEARCH insnMike Frysinger1-0/+5
2011-03-24sim: bfin: update AV and AC ASTAT bits with acc negationMike Frysinger1-6/+8
2011-03-24sim: bfin: allow byteop[123]p src regs to be the sameMike Frysinger1-9/+0
2011-03-15sim: bfin: handle AZ updates with 16bit adds/subsMike Frysinger1-1/+1
2011-03-15sim: bfin: skip acc/ASTAT updates for movesMike Frysinger1-6/+6
2011-03-15sim: bfin: handle AN (negative overflows) in dsp mult insnsMike Frysinger1-8/+33
2011-03-15sim: bfin: handle V overflows in dsp mult insnsMike Frysinger1-7/+9
2011-03-15sim: bfin: decode ASTAT on failureMike Frysinger1-34/+72
2011-03-15sim: bfin: handle saturation with fract multiplicationsMike Frysinger1-0/+2
2011-03-06sim: bfin: new portMike Frysinger1-0/+6099
generated by cgit v1.1 at 2024-12-26 08:05:53 +0000