aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2020-07-29PR26279 Work around maybe-uninitialized warning in s390-mkopc.cAndreas Arnez2-1/+8
2020-07-24Updated German translation for the opcodes sub-directoryNick Clifton2-245/+319
2020-07-21Revert "x86: Don't display eiz with no scale"Jan Beulich2-1/+5
2020-07-15x86: Don't display eiz with no scaleH.J. Lu2-1/+7
2020-07-15x86: move putop() case labels to restore alphabetic sortingJan Beulich2-49/+52
2020-07-15x86: make PUSH/POP disassembly uniformJan Beulich2-30/+27
2020-07-15x86: avoid attaching suffixes to unambiguous insnsJan Beulich2-99/+58
2020-07-14x86-64: Zero-extend lower 32 bits displacement to 64 bitsH.J. Lu2-2/+13
2020-07-14arc: Detect usage of illegal double register pairsClaudiu Zissulescu2-3/+16
2020-07-14x86/Intel: debug registers are named DRnJan Beulich2-1/+5
2020-07-14x86: drop Rm and the 'L' macroJan Beulich2-74/+67
2020-07-14x86: drop Rdq, Rd, and MaskRJan Beulich6-63/+122
2020-07-14x86: simplify decode of opcodes valid only without any (embedded) prefixJan Beulich2-135/+61
2020-07-14x86: also use %BW / %DQ for kshift*Jan Beulich2-65/+35
2020-07-14x86: simplify decode of opcodes valid with (embedded) 66 prefix onlyJan Beulich8-4913/+1647
2020-07-14x86: drop further EVEX table entries that can be served by VEX onesJan Beulich4-42/+25
2020-07-14x86: drop need_vex_regJan Beulich3-53/+41
2020-07-14x86: drop Vex128 and Vex256Jan Beulich3-56/+65
2020-07-14x86: replace %LW by %DQJan Beulich4-52/+59
2020-07-14x86: merge/move logic determining the EVEX disp8 shiftJan Beulich2-29/+23
2020-07-14x86: extend %BW use to VP{COMPRESS,EXPAND}{B,W}Jan Beulich4-24/+22
2020-07-14x86-64: fix {,V}PCMPESTR{I,M} disassembly in Intel modeJan Beulich4-43/+35
2020-07-14x86: fold VCMP_Fixup() into CMP_Fixup()Jan Beulich4-74/+58
2020-07-14x86: don't disassemble MOVBE with two suffixesJan Beulich2-43/+11
2020-07-14x86: avoid attaching suffix to register-only CRC32Jan Beulich2-75/+7
2020-07-14x86-64: don't hide an empty but meaningless REX prefixJan Beulich2-5/+14
2020-07-14x86: drop dead code from OP_IMREG()Jan Beulich2-40/+14
2020-07-10x86: Add support for Intel AMX instructionsLili Cui8-14326/+15063
2020-07-08x86: various XOP insns lack L and/or W bit decodingJan Beulich2-123/+630
2020-07-08x86: FMA4 scalar insns ignore VEX.LJan Beulich4-101/+58
2020-07-08x86: re-work operand swapping for XOP shift/rotate insnsJan Beulich2-74/+32
2020-07-08x86: re-work operand handling for 5-operand XOP insnsJan Beulich2-194/+19
2020-07-08x86: re-work operand swapping for FMA4 and 4-operand XOP insnsJan Beulich2-65/+49
2020-07-07arc: Update vector instructions.Claudiu Zissulescu3-77/+103
2020-07-07x86: introduce %BW to avoid going through vex_w_table[]Jan Beulich4-77/+27
2020-07-06x86: adjust/correct VFRCZ{P,S}{S,D} decodingJan Beulich2-12/+48
2020-07-06x86: use %LW / %XW instead of going through vex_w_table[]Jan Beulich4-192/+77
2020-07-06x86: most VBROADCAST{F,I}{32,64}x* only accept memory operandsJan Beulich5-24/+90
2020-07-06x86: adjust/correct V*{F,I}{32x8,64x4}Jan Beulich2-14/+22
2020-07-06x86: drop EVEX table entries that can be made served by VEX onesJan Beulich5-165/+92
2020-07-06x86: AVX512 VPERM{D,Q,PS,PD} insns need to honor EVEX.L'LJan Beulich5-4/+47
2020-07-06x86: AVX512 extract/insert insns need to honor EVEX.L'LJan Beulich5-9/+76
2020-07-06x86: honor VEX.W for VCVT{PH2PS,PS2PH}Jan Beulich5-15/+27
2020-07-06x86: drop EVEX table entries that can be served by VEX onesJan Beulich5-713/+185
2020-07-06x86: replace EXqScalarS by EXqVexScalarSJan Beulich3-3/+8
2020-07-06x86: replace EX{d,q}Scalar by EXxmm_m{d,q}Jan Beulich3-47/+48
2020-07-06Fix spelling mistakes in some of the binutils sub-directories.Nick Clifton3-3/+9
2020-07-06Updated translations for various binutils sub-directoriesNick Clifton3-603/+634
2020-07-04Update version to 2.35.50 and regenerate filesNick Clifton3-122/+127
2020-07-04Add markers for binutils 2.35 branchNick Clifton1-0/+4
generated by cgit v1.1 at 2024-12-15 06:26:33 +0000