riscv-gnu-toolchain/gdb.git - Unnamed repository; edit this file 'description' to name the repository.

Age	Commit message (Expand)	Author	Files	Lines
2017-10-12	FT32: support for FT32B processor - part 1	James Bowman	3	-22/+49
2017-10-09	S/390: Sync with latest POP - 3 new instructions	Andreas Krebbel	2	-0/+8
2017-10-09	S/390: Sync with IBM z14 POP - SI_RD format	Andreas Krebbel	3	-4/+13
2017-10-01	Add new mnemonics for VLE multiple load instructions	Alexander Fedotov	2	-0/+15
2017-09-27	Add support for the new names of the RISC-V fmv.x.s and fmv.s.x instructions,...	Nick Clifton	2	-0/+11
2017-09-26	Allow the macw and macl instructions to be used on CPUs that have emacs support.	Nick Clifton	2	-0/+20
2017-09-25	Initialize 'imm' on opcodes/aarch64-opc.c:expand_fp_imm (and fix breakage on ...	Sergio Durigan Junior	2	-1/+5
2017-09-11	nds32: Rename __BIT() to N32_BIT().	Kuan-Lin Chen	4	-40/+46
2017-09-09	x86: Remove restriction on NOTRACK prefix position	H.J. Lu	2	-16/+8
2017-08-31	Add updated French translations for opcodes and gprof	Nick Clifton	2	-418/+786
2017-08-30	FT32: improve disassembly readability	James Bowman	2	-7/+17
2017-08-24	[PowerPC VLE] Add SPE2 and EFS2 instructions support	Alexander Fedotov	3	-12/+1239
2017-08-23	ppc-opc.c formatting	Alan Modra	2	-1089/+1101
2017-08-22	RISC-V: Mark "c.nop" as an alias	Palmer Dabbelt	2	-1/+5
2017-08-21	[PowerPC VLE] Add LSP (Lightweight Signal Processing) instruction support	Alexander Fedotov	3	-6/+920
2017-08-09	[ARM] Don't warn on REG_SP when used in CRC32 instructions	Jiong Wang	2	-11/+13
2017-08-07	Mark big and mach with ATTRIBUTE_UNUSED	H.J. Lu	2	-1/+8
2017-08-07	GDB/opcodes: Remove arch/mach/endian disassembler assertions	Maciej W. Rozycki	2	-12/+6
2017-07-25	Fix typos in error and option messages in OPCODES library.	Nick Clifton	3	-36/+75
2017-07-24	[AArch64] Fix the bit pattern order in the comments in auto-generated file	Jiong Wang	3	-1689/+1699
2017-07-21	S/390: Support z14 as CPU name.	Andreas Krebbel	2	-1/+7
2017-07-20	Update the German translation for the opcodes library.	Nick Clifton	2	-466/+890
2017-07-19	[ARC] Add SecureShield AUX registers	claziss	2	-0/+21
2017-07-19	[ARC] Add SJLI instruction.	Claudiu Zissulescu	3	-1/+27
2017-07-19	[ARC] Add JLI support.	John Eric Martin	4	-2/+17
2017-07-18	Fix spelling typos.	Yuri Chornovian	3	-2/+8
2017-07-14	binutils/objdump: Fix disassemble for huge elf sections	Ravi Bangoria	2	-3/+8
2017-07-12	Update PO files	Alan Modra	16	-875/+2049
2017-07-11	Mark generated cgen files read-only	Alan Modra	96	-8/+211
2017-07-07	Move print_insn_XXX to an opcodes internal header, again	Alan Modra	4	-3/+9
2017-07-05	X86: Disassemble primary opcode map's group 2 ModRM.reg == 6 aliases correctly	Borislav Petkov	2	-6/+10
2017-07-05	Fixup changelog entries for previous commit	Ramana Radhakrishnan	1	-0/+5
2017-07-04	[Patch ARM] Support MVFR2 VFP Coprocessor register for ARMv8-A	Ramana Radhakrishnan	1	-0/+4
2017-07-04	Regenerate configure.	Tristan Gingold	2	-10/+14
2017-07-03	Regenerate pot files.	Tristan Gingold	2	-133/+150
2017-06-30	MIPS/opcodes: Reorder LSA and DLSA instructions	Maciej W. Rozycki	2	-3/+8
2017-06-30	MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor support (ChangeLog)	Maciej W. Rozycki	1	-1/+1
2017-06-30	MIPS: Add microMIPS XPA support	Maciej W. Rozycki	2	-0/+19
2017-06-30	MIPS: Add microMIPS R5 support	Maciej W. Rozycki	2	-0/+8
2017-06-30	MIPS: Fix XPA base and Virtualization ASE instruction handling	Maciej W. Rozycki	3	-24/+53
2017-06-30	MIPS/opcodes: Correctly combine ASE flags for ASE_MIPS16E2_MT calculation	Maciej W. Rozycki	2	-3/+20
2017-06-29	[ARC] Use FOR_EACH_DISASSEMBLER_OPTION to iterate over options	Anton Kolesov	2	-14/+11
2017-06-29	[ARC] Fix handling of cpu=... disassembler option value	Anton Kolesov	2	-8/+14
2017-06-28	[AArch64] Add dot product support for AArch64 to binutils	Tamar Christina	5	-179/+265
2017-06-28	[ARM] Assembler and disassembler support Dot Product Extension	Jiong Wang	2	-0/+10
2017-06-28	MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor support	Maciej W. Rozycki	5	-73/+152
2017-06-23	RISC-V: Fix SLTI disassembly	Andrew Waterman	2	-2/+7
2017-06-21	x86: CET v2.0: Update incssp and setssbsy	H.J. Lu	4	-25/+41
2017-06-21	x86: CET v2.0: Rename savessp to saveprevssp	H.J. Lu	4	-3/+9
2017-06-21	x86: CET v2.0: Update NOTRACK prefix	H.J. Lu	2	-8/+13