aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2022-09-22RISC-V: Add T-Head Bitmanip vendor extensionChristoph Müllner1-0/+17
2022-09-22RISC-V: Add support for arbitrary immediate encoding formatsChristoph Müllner1-0/+34
2022-09-22RISC-V: Add T-Head SYNC vendor extensionChristoph Müllner1-0/+7
2022-09-22RISC-V: Add T-Head CMO vendor extensionChristoph Müllner1-0/+25
2022-09-22opcodes: SH fix bank register disassemble.Yoshinori Sato2-0/+7
2022-09-22RISC-V: Remove "b" operand type from disassemblerTsukasa OI1-1/+0
2022-09-14bfd: Stop using -Wstack-usage=262144 when built with ClangTsukasa OI1-0/+18
2022-09-14ubsan: arm-dis.c index out of boundsAlan Modra1-1/+1
2022-09-12ppc: Document the -mfuture and -Mfuture options and make them usablePeter Bergner2-1/+3
2022-09-12x86: avoid i386_dis_printf()'s staging area for a fair part of outputJan Beulich1-20/+24
2022-09-06opcodes: Add non-enum disassembler optionsTsukasa OI3-0/+6
2022-09-02RISC-V: Print highest address (-1) on the disassemblerTsukasa OI1-6/+14
2022-09-02RISC-V: PR29342, Fix RV32 disassembler address computationTsukasa OI1-1/+7
2022-08-30RISC-V: Add 'Zmmul' extension in assembler.Tsukasa OI1-13/+13
2022-08-16i386: Add MAX_OPERAND_BUFFER_SIZEH.J. Lu1-3/+6
2022-08-16x86: shorten certain template namesJan Beulich1-26/+32
2022-08-16x86: template-ize certain vector conversion insnsJan Beulich3-181/+167
2022-08-16x86: template-ize vector packed byte/word integer insnsJan Beulich2-763/+692
2022-08-16x86: re-order AVX512 S/G templatesJan Beulich2-185/+182
2022-08-16x86: template-ize vector packed dword/qword integer insnsJan Beulich2-615/+518
2022-08-16x86: template-ize packed/scalar vector floating point insnsJan Beulich3-3577/+3345
2022-08-16revert "x86: Also pass -P to $(CPP) when processing i386-opc.tbl"Jan Beulich4-32/+56
2022-08-11ppc/svp64: support svindex instructionDmitry Selyutin1-0/+15
2022-08-11ppc/svp64: support svremap instructionDmitry Selyutin1-0/+20
2022-08-11ppc/svp64: support svshape instructionDmitry Selyutin1-0/+23
2022-08-11ppc/svp64: support svstep instructionsDmitry Selyutin1-0/+3
2022-08-11ppc/svp64: support setvl instructionsDmitry Selyutin1-0/+22
2022-08-11ppc/svp64: introduce non-zero operand flagDmitry Selyutin1-0/+3
2022-08-11ppc/svp64: support LibreSOC architectureDmitry Selyutin2-8/+14
2022-08-09x86-64: adjust MOVQ to/from SReg attributesJan Beulich2-3/+3
2022-08-09x86: adjust MOVSD attributesJan Beulich2-3/+3
2022-08-09x86: fold AVX VGATHERDPD / VPGATHERDQJan Beulich2-44/+8
2022-08-09x86: allow use of broadcast with X/Y/Z-suffixed AVX512-FP16 insnsJan Beulich2-54/+54
2022-08-09x86/Intel: split certain AVX512-FP16 VCVT*2PH templatesJan Beulich2-12/+108
2022-08-04Don't use BFD_VMA_FMT in binutilsAlan Modra1-3/+3
2022-08-03x86: properly mark i386-only insnsJan Beulich2-30/+30
2022-08-03x86: also use D for MOVBEJan Beulich3-19/+3
2022-08-02x86: XOP shift insns don't really allow B suffixJan Beulich2-20/+20
2022-08-01x86: SKINIT with operand needs IgnoreSizeJan Beulich2-2/+2
2022-08-01opcodes: LoongArch: add "ret" instruction to reduce typingWANG Xuerui1-0/+1
2022-08-01opcodes: LoongArch: make all non-native jumps desugar to canonical b{lt/ge}[u...WANG Xuerui1-19/+12
2022-08-01Get rid of fprintf_vma and sprintf_vmaAlan Modra5-50/+17
2022-07-29libopcodes/aarch64: add support for disassembler stylingAndrew Burgess3-177/+516
2022-07-29x86: drop stray NoRex64 from KeyLocker insnsJan Beulich2-6/+6
2022-07-25libopcodes/ppc: add support for disassembler stylingAndrew Burgess2-30/+86
2022-07-25LoongArch:opcodes: Add new reloc types.liuzhensong1-170/+242
2022-07-21Add ChangeLog entry from previous commitPeter Bergner1-0/+10
2022-07-21PowerPC: Create new MMA instruction masks and use themPeter Bergner1-33/+39
2022-07-21x86: replace wrong attributes on VCVTDQ2PH{X,Y}Jan Beulich2-4/+4
2022-07-21x86/Intel: correct AVX512F scatter insn element sizesJan Beulich2-8/+8
generated by cgit v1.1 at 2024-12-16 08:54:57 +0000