aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2021-03-29opcodes int vs bfd_boolean fixesAlan Modra3-10/+15
2021-03-26x86-64: don't accept supposedly disabled MOVQ formsJan Beulich3-4/+10
2021-03-25[NIOS2] Fix disassembly of br.n instruction.Hafiz Abid Qadeer2-1/+6
2021-03-25x86: flag bad S/G insn operand combinationsJan Beulich3-16/+86
2021-03-25x86: flag as bad AVX512 insns with EVEX.z set but EVEX.aaa clearJan Beulich2-0/+12
2021-03-25x86: fix AMD Zen3 insnsJan Beulich3-4/+66
2021-03-25PR27647 PowerPC extended conditional branch mnemonicsAlan Modra2-476/+486
2021-03-24x86: derive opcode length from opcode valueJan Beulich5-7463/+7468
2021-03-24x86: derive mandatory prefix attribute from base opcodeJan Beulich3-5027/+5028
2021-03-24x86: don't use opcode_length to identify pseudo prefixesJan Beulich5-34/+40
2021-03-23x86: re-number PREFIX_0X<nn>Jan Beulich3-153/+160
2021-03-23x86: re-order two fields of struct insn_templateJan Beulich4-12106/+12112
2021-03-23x86: split opcode prefix and opcode space representationJan Beulich5-9314/+9341
2021-03-22Add startswith function and use it instead of CONST_STRNEQ.Martin Liska11-68/+86
2021-03-16RISC-V : Support bitmanip-0.93 ZBA/ZBB/ZBC instructionsKuan-Lin Chen2-4/+53
2021-03-12aarch64: Add few missing system registersPrzemyslaw Wirkus2-0/+15
2021-03-12Re: x86: correct decoding of nop/reserved space (0f18 ... 0x1f)Alan Modra2-1/+5
2021-03-11x86: re-order logic in OP_XMM()Jan Beulich2-35/+35
2021-03-11x86: drop a few redundant EVEX-related checksJan Beulich2-4/+10
2021-03-11x86: remove stray uses of xmmq_modeJan Beulich2-4/+6
2021-03-10x86/Intel: correct AVX512 S/G disassemblyJan Beulich6-114/+42
2021-03-10x86: re-arrange enumerator and table entry orderJan Beulich2-77/+100
2021-03-10x86: reuse further VEX entries for EVEXJan Beulich6-98/+46
2021-03-10x86: reuse VEX entries for EVEX vperm{q,pd}Jan Beulich5-22/+20
2021-03-10x86: re-arrange order of decode for various EVEX opcodesJan Beulich7-439/+249
2021-03-10x86: re-arrange order of decode for various mask reg opcodesJan Beulich2-600/+427
2021-03-10x86: re-arrange order of decode for various VEX opcodesJan Beulich2-154/+104
2021-03-10x86: re-arrange order of decode for various legacy opcodesJan Beulich2-70/+43
2021-03-10x86: correct decoding of nop/reserved space (0f18 ... 0x1f)Jan Beulich2-48/+61
2021-03-09x86: fold some prefix related attributes into a single oneJan Beulich5-7503/+7517
2021-03-09x86-64: make SYSEXIT handling similar to SYSRET'sJan Beulich4-3/+10
2021-03-03x86: infer operand count of templatesJan Beulich3-3453/+3447
2021-02-19RISC-V: PR27158, fixed UJ/SB types and added CSS/CL/CS types for .insn.Nelson Chu3-32/+54
2021-02-18RISC-V: Add bfd/cpu-riscv.h to support all spec versions controlling.Nelson Chu3-95/+20
2021-02-17read_leb128 overflow checkingAlan Modra2-6/+27
2021-02-16x86: CVTPI2PD has special behaviorJan Beulich3-2/+39
2021-02-16x86: have preprocessor expand macrosJan Beulich3-11/+11
2021-02-15IBM Z: Implement instruction set extensionsAndreas Krebbel3-0/+35
2021-02-10bfd, opcodes, libctf: support --with-included-gettextNick Alcock3-2/+20
2021-02-08opcodes: tic54x: namespace exported variablesMike Frysinger3-8/+26
2021-02-04RISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instructions.Nelson Chu2-53/+10
2021-01-26Segmentation fault i386-genAlan Modra2-0/+7
2021-01-15RISC-V: Indent and GNU coding standards tidy, also aligned the code.Nelson Chu2-710/+714
2021-01-15RISC-V: Error and warning messages tidy.Nelson Chu2-1/+5
2021-01-15RISC-V: Comments tidy and improvement.Nelson Chu3-32/+34
2021-01-13Regen Makefile.in for jobserver.m4 aclocal.m4 dependencyAlan Modra2-0/+5
2021-01-12Implement a workaround for GNU mak jobserverH.J. Lu4-0/+28
2021-01-12Updated translations for some subdirectoriesNick Clifton2-237/+282
2021-01-11Binutils: Check if AR works with --plugin and rcH.J. Lu2-3/+16
2021-01-11aarch64: Remove support for CSREKyrylo Tkachov6-1433/+1433
generated by cgit v1.1 at 2024-12-18 15:41:41 +0000