aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2021-01-07libtool.m4: update GNU/Hurd test from upstream. In upstream libtool, 47a889a...Samuel Thibault2-11/+5
2021-01-07Updated French translation for the opcodes/ subdirectory.Nick Clifton2-242/+317
2021-01-07m68k: Require m68020up rather than m68000up for CHK.L instruction.Fredrik Noring2-1/+6
2021-01-07RISC-V: Add pause hint instruction.Philipp Tomsich2-0/+7
2021-01-07RISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instructions (v0.93).Claire Xenia Wolf2-4/+63
2021-01-01PR27116, Spelling errors found by Debian style checkerAlan Modra1-1/+1
2021-01-01Update year range in copyright notice of binutils filesAlan Modra276-279/+283
2021-01-01ChangeLog rotationAlan Modra2-3269/+3283
2020-12-10RISC-V: Add sext.[bh] and zext.[bhw] pseudo instructions.Nelson Chu2-0/+9
2020-12-10RISC-V: Dump CSR according to the elf privileged spec attributes.Nelson Chu4-4/+47
2020-12-10RISC-V: Control fence.i and csr instructions by zifencei and zicsr.Nelson Chu2-20/+25
2020-12-04IBM Z: Add risbgz and risbgnz extended mnemonicsAndreas Krebbel3-12/+25
2020-12-03IBM Z: Add support for HLASM extended mnemonicsAndreas Krebbel2-0/+18
2020-12-01RISC-V: Remove the unimplemented extensions.Nelson Chu2-11/+5
2020-12-01RISC-V: Add zifencei and prefixed h class extensions.Nelson Chu2-0/+7
2020-11-29x86: Do not dump DS/CS segment overrides for branch hintsBorislav Petkov2-2/+16
2020-11-16aarch64: Extract Condition flag manipulation feature from Armv8.4-APrzemyslaw Wirkus2-4/+16
2020-11-14x86: Ignore CS/DS/ES/SS segment-override prefixes in 64-bit modeBorislav Petkov2-5/+27
2020-11-11aarch64: Allow LS64 feature with Armv8.6Przemyslaw Wirkus2-1/+5
2020-11-09Add support for the LMBD (left-most bit detect) instruction to the PRU assemb...Spencer E. Olson2-0/+7
2020-11-09aarch64: Update LS64 feature with system registerPrzemyslaw Wirkus2-0/+6
2020-11-09aarch64: Limit Rt register number for LS64 load/store instructionsPrzemyslaw Wirkus6-168/+183
2020-11-06aarch64: Extract Pointer Authentication feature from Armv8.3-APrzemyslaw Wirkus2-33/+45
2020-11-04aarch64: Update feature RAS system registersPrzemyslaw Wirkus2-0/+10
2020-11-03[PATCH][GAS] aarch64: Add atomic 64-byte load/store instructions for Armv8.7Przemyslaw Wirkus5-2181/+2249
2020-11-03[PATCH] aarch64: Update missing ChangeLog for AArch64 commitsPrzemyslaw Wirkus1-0/+54
2020-10-30[PATCH][GAS] aarch64: Add WFIT instruction for Armv8.7-aPrzemyslaw Wirkus4-1347/+1353
2020-10-28aarch64: Add CSR PDEC instructionPrzemyslaw Wirkus5-1417/+1430
2020-10-28aarch64: Add WFET instruction for Armv8.7-aPrzemyslaw Wirkus4-1347/+1353
2020-10-28aarch64: Add DSB instruction Armv8.7-a variantPrzemyslaw Wirkus10-1455/+1513
2020-10-28aarch64: Add basic support for armv8.7-a architecturePrzemyslaw Wirkus1-0/+3
2020-10-26CSKY: Change plsl.u16 to plsl.16.Cooper Qu2-1/+5
2020-10-26CSKY: Fix and add some instructions for VDSPV1.Cooper Qu3-39/+231
2020-10-26Change avxvnni disassembler output from {vex3} to {vex}Cui,Lili2-1/+4
2020-10-22[PATCH][GAS][AArch64] Define BRBE system registersPrzemyslaw Wirkus1-0/+106
2020-10-22aarch64: Define CSRE system registersPrzemyslaw Wirkus1-0/+13
2020-10-22opcodes/po/es.po: Remove the duplicated entryH.J. Lu2-8/+4
2020-10-22Fix printf formatting errors where "0x" is used as a prefix for a decimal num...Dr. David Alan Gilbert2-2/+6
2020-10-20Add AMD znver3 processor supportGanesh Gopalasubramanian7-4213/+4494
2020-10-16Enhancement for avx-vnni patchCui,Lili6-11428/+11439
2020-10-14x86: Support Intel AVX VNNIH.J. Lu7-4539/+4705
2020-10-14x86: Add support for Intel HRESET instructionLili Cui7-4467/+4558
2020-10-14x86: Support Intel UINTRLili Cui7-4203/+8587
2020-10-14x86: Remove the prefix byte from non-VEX/EVEX base_opcodeH.J. Lu4-1077/+1136
2020-10-13x86: Rename VexOpcode to OpcodePrefixH.J. Lu5-2149/+2180
2020-10-05Fix spelling mistakesSamanta Navarro4-5/+11
2020-10-05x86-64: Always display suffix for %LQ in 64bitH.J. Lu2-1/+6
2020-10-05x86: Clear modrm if not neededH.J. Lu2-4/+15
2020-09-28This patch introduces ETMv4 (Embedded Trace Macrocell) system registers for t...Przemyslaw Wirkus2-3/+236
2020-09-28This patch introduces ETE (Embedded Trace Extension) system registers for the...Przemyslaw Wirkus2-0/+10
generated by cgit v1.1 at 2024-11-24 19:37:38 +0000