aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2020-09-28This patch introduces ETMv4 (Embedded Trace Macrocell) system registers for t...Przemyslaw Wirkus2-3/+236
2020-09-28This patch introduces ETE (Embedded Trace Extension) system registers for the...Przemyslaw Wirkus2-0/+10
2020-09-28This patch introduces TRBE (Trace Buffer Extension) system registers for the ...Przemyslaw Wirkus2-0/+13
2020-09-26ubsan: opcodes/csky-opc.h:929 shift exponent 536870912Alan Modra3-28/+34
2020-09-25Put together MOD_VEX_0F38* in i386-dis.c,Cui,Lili2-62/+67
2020-09-24csky/opcodes: enclose if body in curly bracesAndrew Burgess2-2/+9
2020-09-24Add support for Intel TDX instructions.Cui,Lili7-4266/+4422
2020-09-23CSKY: Add objdump option -M abi-names.Cooper Qu3-180/+531
2020-09-23Enable support to Intel Keylocker instructionsTerry Guo7-4183/+4507
2020-09-21rx-dis.c:103:3: suspicious concatenation of string literalsAlan Modra2-8/+16
2020-09-18bpf: xBPF SDIV, SMOD instructionsDavid Faust5-6/+194
2020-09-17opcodes/csky: return the default disassembler when there is no bfdAndrew Burgess2-15/+22
2020-09-16Tidy elf_symbol_fromAlan Modra2-1/+5
2020-09-10Stop symbols generated by the annobin gcc plugin from breaking the disassembl...Nick Clifton2-0/+31
2020-09-10CSKY: Add L2Cache instructions for CK860.Cooper Qu2-109/+124
2020-09-10CSKY: Add new arches while refine the cpu option process.Cooper Qu1-0/+2
2020-09-10Fix compile time warnings when building for the CSKY target on a 32-bit host.Nick Clifton2-1/+6
2020-09-10sprintf arg overlaps destinationAlan Modra2-4/+8
2020-09-09CSKY: Change mvtc and mulsw's ISA flag.Cooper Qu2-2/+7
2020-09-09CSKY: Add FPUV3 instructions, which supported by ck860f.Cooper Qu3-2/+2133
2020-09-08aarch64: Add support for Armv8-R system registersAlex Coplan3-10/+93
2020-09-08aarch64: Add support for Armv8-R DFB aliasAlex Coplan5-1367/+1385
2020-09-08aarch64: Add base support for Armv8-RAlex Coplan2-0/+41
2020-09-02ubsan: v850-opc.c:412 left shift cannot be representedAlan Modra2-74/+81
2020-09-02ubsan: i386-dis.cAlan Modra2-13/+19
2020-09-02ubsan: csky-dis.c:1038 left shift cannot be representedAlan Modra2-1/+5
2020-09-02ubsan: crx-dis.c:571 left shift of negative valueAlan Modra2-74/+80
2020-09-02ubsan: *-ibld.cAlan Modra16-60/+78
2020-09-02ubsan: bfin-dis.c:160 shift exponent 32 is too largeAlan Modra2-1/+5
2020-09-02CSKY: Add CPU CK803r3.Cooper Qu2-2/+7
2020-09-02CSKY: Fix Encode of mulsws.Cooper Qu2-1/+5
2020-09-01mep: ubsan: mep-ibld.c:1635,1645,1652 left shift of negative valueAlan Modra2-5/+9
2020-08-31CSKY: Refine operand format error reporting.Cooper Qu2-0/+6
2020-08-30cr16 disassembly error of disp20 fieldsAlan Modra2-63/+60
2020-08-29PR26446 UBSAN: tc-csky.c:2618,4022 index out of boundsAlan Modra2-2/+8
2020-08-28PR26449, PR26450 UBSAN: frv-ibld.c:135 left shiftAlan Modra16-90/+133
2020-08-28CSKY: Support attribute section.Cooper Qu3-11/+49
2020-08-26opcodes: Add missing entries to ebpf_isa_attrJose E. Marchesi2-1/+5
2020-08-26bpf: add xBPF ISADavid Faust6-283/+330
2020-08-25PR26504, ASAN: parse_disassembler_options vax-dis.c:142Alan Modra2-2/+8
2020-08-24CSKY: Add new arch CK860.Cooper Qu3-6/+128
2020-08-24CSKY: Add ck803r2 series cpu.Cooper Qu2-2/+13
2020-08-21Fix problems with the AArch64 linker exposed by testing it with sanitization ...Nick Clifton2-1/+14
2020-08-21CSKY: Support two operands form for bloop.Cooper Qu2-4/+11
2020-08-19Correct vcmpsq, vcmpuq and xvtlsbb BF fieldAlan Modra2-3/+8
2020-08-18Add ChangeLog entries for previous commit.Peter Bergner1-0/+5
2020-08-18PowerPC: Rename xvcvbf16sp to xvcvbf16spnPeter Bergner1-1/+1
2020-08-12aarch64: Add support for MPAM system registersAlex Coplan2-0/+21
2020-08-12Updated Serbian and Russian translations for various sub-directoriesNick Clifton2-244/+318
2020-08-11PowerPC CELL cctp*Alan Modra2-4/+11
generated by cgit v1.1 at 2024-12-11 11:38:09 +0000