aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2020-03-09x86: Also pass -P to $(CPP) when processing i386-opc.tblH.J. Lu3-2/+7
2020-03-09x86: use template for AVX512 integer comparison insnsJan Beulich3-80/+48
2020-03-09x86: use template for XOP integer comparison, shift, and rotate insnsJan Beulich3-268/+187
2020-03-09x86: use template for AVX/AVX512 floating point comparison insnsJan Beulich3-3877/+4305
2020-03-09x86: use template for SSE floating point comparison insnsJan Beulich4-208/+165
2020-03-09x86: allow opcode templates to be templatedJan Beulich4-151/+298
2020-03-06x86: reduce amount of various VCVT* templatesJan Beulich3-237/+93
2020-03-06x86: drop/replace IgnoreSizeJan Beulich3-1602/+1608
2020-03-06x86: don't accept FI{LD,STP,STTP}LL in Intel syntax modeJan Beulich3-9/+14
2020-03-06x86: replace NoRex64 on VEX-encoded insnsJan Beulich3-50/+62
2020-03-06x86: drop Rex64 attributeJan Beulich5-6598/+6603
2020-03-06x86: correct MPX insn w/o base or index encoding in 16-bit modeJan Beulich2-4/+19
2020-03-06x86: add missing IgnoreSizeJan Beulich3-36/+56
2020-03-06x86: refine TPAUSE and UMWAITJan Beulich3-10/+48
2020-03-04x86: support VMGEXITJan Beulich7-4100/+4148
2020-03-03x86: Replace IgnoreSize/DefaultSize with MnemonicSizeH.J. Lu5-10857/+10874
2020-03-03The patch fixed invalid compilation of instruction LD IY,(HL) and disassemble...Sergey Belyashov2-2/+8
2020-03-03x86: Allow integer conversion without suffix in AT&T syntaxH.J. Lu3-20/+189
2020-02-26Indent labelsAlan Modra10-24/+36
2020-02-25[ARC][committed] Update int_vector_base aux register.Claudiu Zissulescu2-2/+6
2020-02-20RISC-V: Support the ISA-dependent CSR checking.Nelson Chu2-1/+6
2020-02-19RISC-V: Convert the ADD/ADDI to the compressed MV/LI if RS1 is zero.Jim Wilson2-0/+7
2020-02-17x86: Remove CpuABM and add CpuPOPCNTH.J. Lu6-2822/+2848
2020-02-17x86: fold certain VCVT{,U}SI2S{S,D} templatesJan Beulich3-133/+38
2020-02-17x86: fold AddrPrefixOpReg templatesJan Beulich3-201/+52
2020-02-17x86/Intel: improve diagnostics for ambiguous VCVT* operandsJan Beulich3-33/+194
2020-02-16x86: Don't disable SSE3 when disabling SSE4aH.J. Lu3-2/+7
2020-02-17Re: x86: Don't disable SSE4a when disabling SSE4Alan Modra2-2/+6
2020-02-16x86: Don't disable SSE4a when disabling SSE4H.J. Lu3-4/+9
2020-02-14Remove Intel syntax comments on movsx and movzxH.J. Lu2-3/+7
2020-02-14x86: replace adhoc (partly wrong) ambiguous operand checking for MOVSX/MOVZXJan Beulich3-118/+21
2020-02-13x86: fix SSE4a dependencies of ".arch .nosse*"Jan Beulich3-4/+21
2020-02-12x86: correct VFPCLASSP{S,D} operand size handlingJan Beulich3-4/+44
2020-02-12x86: fold two JMP templatesJan Beulich3-16/+8
2020-02-12x86-64: Intel64 adjustments for insns dealing with far pointersJan Beulich4-25/+136
2020-02-11x86: drop ShortForm attributeJan Beulich5-10944/+10952
2020-02-11x86: drop stray ShortForm attributesJan Beulich3-12/+18
2020-02-11Ensure *valuep always written by extract_normal returnAlan Modra16-15/+68
2020-02-10[binutils][arm] Implement Custom Datapath Extensions for MVEMatthew Malcomson2-0/+45
2020-02-10[binutils][arm] arm support for ARMv8.m Custom Datapath ExtensionMatthew Malcomson2-1/+221
2020-02-10x86: Accept Intel64 only instruction by defaultH.J. Lu5-3948/+3974
2020-02-07Add support for the GBZ80 and Z80N variants of the Z80 architecture, and add ...Sergey Belyashov2-20/+158
2020-02-04ubsan: d30v: negation of -2147483648Alan Modra2-2/+6
2020-02-03ubsan: m32c: left shift of negative valueAlan Modra2-2/+6
2020-02-01ubsan: frv: left shift of negative valueAlan Modra2-3/+7
2020-01-31x86: replace EXxmm_mdq by EXVexWdqScalarJan Beulich3-27/+29
2020-01-31x86: drop unused EXVexWdq / vex_w_dq_modeJan Beulich2-7/+10
2020-01-31aarch64: Fix MOVPRFX markup for bf16 conversionsRichard Sandiford2-2/+7
2020-01-30ubsan: m32c: left shift of negative valueAlan Modra2-12/+16
2020-01-30cpu,opcodes,gas: fix neg and neg32 instructions in BPFJose E. Marchesi2-4/+8
generated by cgit v1.1 at 2024-12-10 18:04:14 +0000