aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
1995-02-09 * i960-dis.c (struct tabent, struct sparse_tabent): Declare theStan Shebs2-0/+919
1995-02-06* i386-dis.c (dis386_twobyte): Add cpuid, From Charles HannumJ.T. Conklin1-0/+12
1995-01-30tipoIan Lance Taylor1-1/+1
1995-01-26 * ppc-opc.c: Changes based on patch from David EdelsohnIan Lance Taylor2-41/+229
1995-01-16 * configure.in: Add W65 support.Steve Chamberlain4-0/+673
1995-01-04 * mpw-config.in (archname): Compute from the config.Stan Shebs2-8/+17
1994-12-29 * h8300-dis.c (bfd_h8_disassemble): Add support for 2 bitSteve Chamberlain1-0/+14
1994-12-20 * mips-opc.c: Add dli as a synonym for li.Ian Lance Taylor2-6/+14
1994-12-19 * arc-opc.c (insertion fns): Pass pointer to value's table entry.David Edelsohn3-0/+1199
1994-12-19don't sanitize arc files that have already been deletedKen Raeburn1-1/+1
1994-12-08alpha, mips, m68k fixesKen Raeburn1-0/+20
1994-12-06Clean the sh3 stuff out the right way.Steve Chamberlain1-1/+1
1994-12-06Switch r3 to scratch register, r0 to stack register.Michael Tiemann1-1/+0
1994-11-30Initial ARC support.David Edelsohn1-2/+36
1994-11-26Add changes from customer since last work.Michael Tiemann1-24/+33
1994-11-25remove sh3 stuff.Steve Chamberlain1-0/+24
1994-11-25*** empty log message ***Michael Tiemann1-1/+1
1994-11-25Rename r16 files to rce, and fix some more .Sanitize typos.Michael Tiemann4-21/+21
1994-11-24*** empty log message ***Michael Tiemann1-2/+2
1994-11-24Fix .Sanitize scrips so that r16 is truly scrubbed out.Michael Tiemann1-0/+34
1994-11-24Safely check in r16 targets for binutils.Michael Tiemann4-46/+300
1994-11-24 * disasseble.c (disassebler): Cope with little endian SH.Steve Chamberlain1-0/+157
1994-11-24 * sh-opc.h (mov.l gbr): Get direction right.Steve Chamberlain2-0/+367
1994-11-01 * hppa-dis.c (print_insn_hppa): Read the instruction usingIan Lance Taylor1-0/+6
1994-10-25 * mips-opc.c: Use or instead of addu for pseudo-op move, sinceIan Lance Taylor1-0/+5
1994-10-19 * a29k-dis.c (print_special): Add special register names definedIan Lance Taylor2-1/+23
1994-10-04 * configure.in: Use ${config_shell} when running config.bfd.Ian Lance Taylor1-0/+8
1994-09-15 * a29k-dis.c (print_insn): Print the opcode.Ian Lance Taylor2-0/+6
1994-09-14 * mips-opc.c (mips_opcodes): Set WR_t for sc and scd.Ian Lance Taylor2-2/+6
1994-09-12 * hppa-dis.c (reg_names): Use r26-r23 for arg0-arg3.Jeff Law1-0/+4
1994-09-09keep arm filesKen Raeburn1-0/+2
1994-09-06 * mips-opc.c: Set INSN_STORE_MEMORY flag for all instructionsIan Lance Taylor2-35/+55
1994-09-05ARM Acorn/RISCiX target and host patches from Richard EarnshawKen Raeburn2-1/+152
1994-07-28* sparc-dis.c (print_insn_sparc): Handle new operand type 'x'.Ken Raeburn1-0/+8
1994-07-26i960xl changes (sanitized); keep ns32k-dis.cKen Raeburn2-0/+42
1994-07-20fix from dj delorie for disassembler config in djgppKen Raeburn1-0/+12
1994-07-13ns32k-dis.c (invalid_float): Changed to take char* argument, and test forKen Raeburn2-12/+15
1994-07-13Wed Jul 13 18:01:58 1994 Ken Raeburn (raeburn@cujo.cygnus.com)Ken Raeburn2-0/+870
1994-06-30Elim dup of file namesStan Shebs1-3/+5
1994-06-28 * h8300-dis.c, mips-dis.c: Don't use true and false.Stan Shebs2-6/+24
1994-06-22 * mips-dis.c (_print_insn_mips): Build a static hash table mappingIan Lance Taylor1-0/+11
1994-06-16sparc v9 unsanitizationKen Raeburn1-52/+0
1994-06-08Tue Jun 7 18:45:39 1994 Stan Shebs (shebs@andros.cygnus.com)Stan Shebs5-23/+28
1994-06-05keep configure.batKen Raeburn1-0/+1
1994-05-27changes from gas-2.3/binutils-2.4 dist (details in branch log msgs, changelogs)Ken Raeburn1-0/+24
1994-05-08 * a29k-dis.c (print_insn): Print 'x' type operand in hex.Steve Chamberlain1-1/+1
1994-04-29keep disassemble.cKen Raeburn1-0/+1
1994-04-28* m68k-dis.c (print_insn_m68k): If F_ALIAS flag is set, skip the opcode beingKen Raeburn1-0/+12
1994-04-17 * ppc-opc.c (powerpc_opcodes): Correct fcir. From David EdelsohnIan Lance Taylor2-1/+6
1994-04-06 * mips-opc.c (mips_opcodes): Correct operands of "nor" with anIan Lance Taylor1-0/+5