aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-opc.tbl
AgeCommit message (Expand)AuthorFilesLines
2018-06-01x86: fold MOV to/from segment register templatesJan Beulich1-10/+4
2018-06-01x86: don't emit REX.W for SLDT and STRJan Beulich1-2/+2
2018-06-01x86/Intel: accept "oword ptr" for INVPCIDJan Beulich1-2/+2
2018-05-09x86: Remove Disp<N> from movidir{i,64b}H.J. Lu1-3/+3
2018-05-07Enable Intel MOVDIRI, MOVDIR64B instructionsH.J. Lu1-0/+9
2018-05-07x86: Replace AddrPrefixOp0 with AddrPrefixOpRegH.J. Lu1-10/+10
2018-04-27Revert "Enable Intel MOVDIRI, MOVDIR64B instructions."Igor Tsimbalist1-10/+0
2018-04-26Enable Intel MOVDIRI, MOVDIR64B instructions.Igor Tsimbalist1-0/+10
2018-04-26x86: fold various non-memory operand AVX512VL templatesJan Beulich1-228/+148
2018-04-26x86: drop VexImmExtJan Beulich1-70/+70
2018-04-25x86: drop redundant AVX512VL shift templatesJan Beulich1-6/+0
2018-04-17Enable Intel CLDEMOTE instruction.Igor Tsimbalist1-0/+6
2018-04-15x86: Allow 32-bit registers for tpause and umwaitH.J. Lu1-4/+2
2018-04-11Enable Intel WAITPKG instructions.Igor Tsimbalist1-0/+13
2018-03-28x86: drop VecESizeJan Beulich1-543/+543
2018-03-28x86: convert broadcast insn attribute to booleanJan Beulich1-1085/+1085
2018-03-28x86: fold to-scalar-int conversion insnsJan Beulich1-43/+21
2018-03-22x86: drop pointless VecESizeJan Beulich1-477/+477
2018-03-22x86: drop remaining redundant DispNJan Beulich1-75/+75
2018-03-22x86: fix swapped operand handling for BNDMOVJan Beulich1-2/+2
2018-03-22x86/Intel: fix fallout from earlier template foldingJan Beulich1-10/+15
2018-03-22x86: fold a few XOP templatesJan Beulich1-16/+8
2018-03-08x86-64: Also optimize "clr reg64"H.J. Lu1-1/+1
2018-03-08x86: Remove support for old (<= 2.8.1) versions of gccH.J. Lu1-8/+0
2018-03-08x86: fold several AVX512VL templatesJan Beulich1-185/+90
2018-03-08x86: fold certain AVX512 rotate and shift templatesJan Beulich1-84/+45
2018-03-08x86: fold VEX-encoded GFNI templatesJan Beulich1-8/+3
2018-03-08x86: fold a few AVX512F templatesJan Beulich1-24/+12
2018-03-08x86: fold LWP templatesJan Beulich1-8/+4
2018-03-08x86: fold FMA and FMA4 templatesJan Beulich1-120/+60
2018-03-08x86: drop {X,Y,Z}MMWORD_MNEM_SUFFIXJan Beulich1-1/+1
2018-03-08x86: drop bogus NoAVXJan Beulich1-7/+7
2018-03-08x86: avoid SSE check for LDMXCSR/STMXCSRJan Beulich1-2/+2
2018-03-08x86: drop FloatDJan Beulich1-10/+10
2018-03-08x86: bogus VMOVD with 64-bit operands should only allow for registersJan Beulich1-2/+2
2018-03-08x86: fold AVX vcvtpd2ps memory formsJan Beulich1-2/+1
2018-03-01x86: Encode AVX256/AVX512 vpsub[bwdq] with VEX128/EVEX128H.J. Lu1-12/+12
2018-02-27x86: Add -O[2|s] assembler command-line optionsH.J. Lu1-32/+33
2018-02-22x86: Add {rex} pseudo prefixH.J. Lu1-0/+1
2018-01-23Enable Intel PCONFIG instruction.Igor Tsimbalist1-0/+6
2018-01-23Enable Intel WBNOINVD instruction.Igor Tsimbalist1-0/+6
2018-01-17Replace CET bit with IBT and SHSTK bits.Igor Tsimbalist1-15/+15
2018-01-11Remove VL variants for 4FMAPS and 4VNNIW insns.Igor Tsimbalist1-12/+0
2018-01-10x86: fix Disp8 handling for scalar AVX512_4FMAPS insnsJan Beulich1-2/+2
2018-01-10x86: fix Disp8 handling for AVX512VL VPCMP*{B,W} variantsJan Beulich1-48/+48
2018-01-08x86: Properly encode vmovd with 64-bit memeoryH.J. Lu1-4/+2
2018-01-03Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2017-12-18x86: fold certain AVX and AVX2 templatesJan Beulich1-328/+164
2017-12-18x86: fold RegXMM/RegYMM/RegZMM into RegSIMDJan Beulich1-7/+7
2017-12-18x86: replace Reg8, Reg16, Reg32, and Reg64Jan Beulich1-21/+42
generated by cgit v1.1 at 2024-11-22 00:45:20 +0000