aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-opc.tbl
AgeCommit message (Expand)AuthorFilesLines
2020-03-04x86: support VMGEXITJan Beulich1-0/+1
2020-03-03x86: Replace IgnoreSize/DefaultSize with MnemonicSizeH.J. Lu1-0/+3
2020-03-03x86: Allow integer conversion without suffix in AT&T syntaxH.J. Lu1-10/+20
2020-02-17x86: Remove CpuABM and add CpuPOPCNTH.J. Lu1-3/+5
2020-02-17x86: fold certain VCVT{,U}SI2S{S,D} templatesJan Beulich1-21/+15
2020-02-17x86: fold AddrPrefixOpReg templatesJan Beulich1-24/+15
2020-02-17x86/Intel: improve diagnostics for ambiguous VCVT* operandsJan Beulich1-13/+23
2020-02-14Remove Intel syntax comments on movsx and movzxH.J. Lu1-3/+2
2020-02-14x86: replace adhoc (partly wrong) ambiguous operand checking for MOVSX/MOVZXJan Beulich1-12/+5
2020-02-12x86: correct VFPCLASSP{S,D} operand size handlingJan Beulich1-2/+4
2020-02-12x86: fold two JMP templatesJan Beulich1-2/+1
2020-02-12x86-64: Intel64 adjustments for insns dealing with far pointersJan Beulich1-11/+16
2020-02-11x86: drop ShortForm attributeJan Beulich1-95/+95
2020-02-11x86: drop stray ShortForm attributesJan Beulich1-6/+6
2020-02-10x86: Accept Intel64 only instruction by defaultH.J. Lu1-11/+15
2020-01-30x86-64: honor vendor specifics for near RETJan Beulich1-2/+4
2020-01-30x86: drop further pointless/bogus DefaultSizeJan Beulich1-9/+9
2020-01-27x86-64: Properly encode and decode movsxdH.J. Lu1-1/+3
2020-01-21x86: improve handling of insns with ambiguous operand sizesJan Beulich1-1/+1
2020-01-21x86: VCVTNEPS2BF16{X,Y} should permit broadcastingJan Beulich1-2/+2
2020-01-17x86: Add {vex} pseudo prefixH.J. Lu1-0/+1
2020-01-16x86: drop stale Vec_Imm4 related commentJan Beulich1-2/+0
2020-01-16x86: add a few more missing VexWIGJan Beulich1-4/+4
2020-01-16x86: VPEXTRQ/VPINSRQ are unavailable outside of 64-bit modeJan Beulich1-8/+8
2020-01-09x86: SYSENTER/SYSEXIT are unavailable in 64-bit mode on AMDJan Beulich1-2/+4
2020-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2019-12-27x86: consolidate Disp<NN> handling a littleJan Beulich1-18/+15
2019-12-04x86-64: accept 64-bit LFS/LGS/LSS forms with suffix or operand size specifierJan Beulich1-3/+3
2019-12-04x86: drop some stray/bogus DefaultSizeJan Beulich1-5/+5
2019-11-14x86: drop redundant SYSCALL/SYSRET templatesJan Beulich1-2/+0
2019-11-14x86: fold individual Jump* attributes into a single Jump oneJan Beulich1-0/+5
2019-11-14x86: make JumpAbsolute an insn attributeJan Beulich1-10/+10
2019-11-14x86: make AnySize an insn attributeJan Beulich1-22/+22
2019-11-12x86: fold EsSeg into IsStringJan Beulich1-15/+18
2019-11-12x86: eliminate ImmExt abuseJan Beulich1-20/+28
2019-11-12x86: introduce operand type "instance"Jan Beulich1-0/+4
2019-11-08i386: Only check suffix in instruction mnemonicH.J. Lu1-2/+2
2019-11-08x86: convert RegMask and RegBND from bitfield to enumeratorJan Beulich1-0/+4
2019-11-08x86: convert RegSIMD and RegMMX from bitfield to enumeratorJan Beulich1-3/+4
2019-11-08x86: convert Control/Debug/Test from bitfield to enumeratorJan Beulich1-0/+4
2019-11-08x86: convert SReg from bitfield to enumeratorJan Beulich1-0/+2
2019-11-08x86: introduce operand type "class"Jan Beulich1-5/+5
2019-11-07x86: support further AMD Zen2 instructionsJan Beulich1-0/+12
2019-11-07x86/Intel: drop IgnoreSize from operand-less MOVSD/CMPSD againJan Beulich1-2/+2
2019-10-30x86: re-do "shorthand" handlingJan Beulich1-0/+12
2019-10-30x86: drop stray WJan Beulich1-6/+6
2019-10-07x86/Intel: correct MOVSD and CMPSD handlingJan Beulich1-4/+4
2019-09-20x86-64: fix handling of PUSH/POP of segment registerJan Beulich1-2/+4
2019-08-07x86: drop stray FloatMFJan Beulich1-7/+7
2019-07-16x86: make RegMem an opcode modifierJan Beulich1-35/+38
generated by cgit v1.1 at 2024-12-22 10:35:28 +0000