aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-opc.h
AgeCommit message (Expand)AuthorFilesLines
2015-08-12Remove trailing spaces in opcodesH.J. Lu1-1/+1
2015-06-30Add support for monitorx/mwaitx instructionsAmit Pawar1-0/+3
2015-05-15Support AMD64/Intel ISAs in assembler/disassemblerH.J. Lu1-0/+6
2015-05-11Add Intel MCU support to opcodesH.J. Lu1-0/+3
2015-03-17Add znver1 processorGanesh Gopalasubramanian1-0/+3
2015-01-02ChangeLog rotatation and copyright year updateAlan Modra1-1/+1
2014-11-17Add AVX512VBMI instructionsIlya Tocar1-0/+3
2014-11-17Add AVX512IFMA instructionsIlya Tocar1-0/+3
2014-11-17Add pcommit instructionIlya Tocar1-0/+3
2014-11-17Add clwb instructionIlya Tocar1-0/+3
2014-07-22Add AVX512DQ instructions and their AVX512VL variants.Ilya Tocar1-0/+3
2014-07-22Add support for AVX512BW instructions and their AVX512VL versions.Ilya Tocar1-0/+3
2014-07-22Add support for AVX512VL. Add AVX512VL versions of AVX512F instructions.Ilya Tocar1-0/+5
2014-04-04Add support for Intel SGX instructionsIlya Tocar1-0/+3
2014-03-05Update copyright yearsAlan Modra1-2/+1
2014-02-21Add support for CPUID PREFETCHWT1Ilya Tocar1-0/+3
2014-02-12Add clflushopt, xsaves, xsavec, xrstorsIlya Tocar1-0/+9
2013-07-26Add Intel AVX-512 supportH.J. Lu1-0/+91
2013-07-25Support Intel SHAH.J. Lu1-1/+4
2013-07-24Support Intel MPXH.J. Lu1-1/+11
2013-02-19Implement Intel SMAP instructionsH.J. Lu1-0/+3
2012-09-20Replace CpuSSE3 with CpuCX16 for cmpxchg16bH.J. Lu1-0/+3
2012-08-17Add AMD btver1 and btver2 supportH.J. Lu1-1/+1
2012-07-16Implement RDRSEED, ADX and PRFCHW instructionsH.J. Lu1-0/+9
2012-06-22gas/Roland McGrath1-3/+6
2012-02-21Add HLEPrefixNone/HLEPrefixLock/HLEPrefixAny/HLEPrefixReleaseH.J. Lu1-0/+4
2012-02-08Implement Intel Transactional Synchronization ExtensionsH.J. Lu1-0/+13
2012-01-13Add vmfuncH.J. Lu1-0/+3
2011-07-22Add initial Intel K1OM support.H.J. Lu1-0/+3
2011-06-10Support AVX Programming Reference (June, 2011).H.J. Lu1-3/+26
2011-01-17Add support for TBM instructions.Quentin Neill1-0/+3
2011-01-05Implement BMI instructions.H.J. Lu1-0/+3
2010-10-14Add CheckRegSize to instructions which require register size check.H.J. Lu1-0/+3
2010-08-06Don't generate multi-byte NOPs for i686.H.J. Lu1-0/+3
2010-08-06Fix typos in comments in i386-opc.h.H.J. Lu1-6/+6
2010-07-05Fix a typo in comments for CpuFSGSBase.H.J. Lu1-1/+1
2010-07-01Support AVX Programming Reference (June, 2010)H.J. Lu1-0/+12
2010-02-11Update copyright.H.J. Lu1-1/+1
2010-02-112010-02-10 Quentin Neill <quentin.neill@amd.com>Sebastian Pop1-0/+4
2010-01-24Replace "Vex" with "Vex=3" on AVX scalar instructions.H.J. Lu1-2/+4
2010-01-14Replace VEX.DNS with VEX.NDS in comments.H.J. Lu1-2/+2
2009-12-19Replace VexNDS, VexNDD and VexLWP with VexVVVV.H.J. Lu1-12/+18
2009-12-16Remove ByteOkIntel.H.J. Lu1-3/+0
2009-12-16Replace Vex0F, Vex0F38, Vex0F3A, XOP08, XOP09 and XOP0A with VexOpcode.H.J. Lu1-18/+16
2009-12-16Replace VEX2SOURCES with XOP2SOURCES.H.J. Lu1-3/+3
2009-12-16Replace Vex2Sources and Vex3Sources with VexSources.H.J. Lu1-6/+9
2009-12-16Remove VexW0 and VexW1. Add VexW.H.J. Lu1-6/+9
2009-12-15Define VEX128 and VEX256.H.J. Lu1-0/+2
2009-11-182009-11-18 Sebastian Pop <sebastian.pop@amd.com>Sebastian Pop1-3/+0
2009-11-182009-11-17 Sebastian Pop <sebastian.pop@amd.com>Sebastian Pop1-1/+13
generated by cgit v1.1 at 2024-11-22 03:57:31 +0000