aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-opc.h
AgeCommit message (Expand)AuthorFilesLines
2022-08-03x86: also use D for MOVBEJan Beulich1-1/+1
2022-07-18x86: re-order insn template fieldsJan Beulich1-3/+11
2022-07-06x86: make D attribute usable for XOP and FMA4 insnsJan Beulich1-0/+3
2022-07-04x86: fold Disp32S and Disp32Jan Beulich1-4/+1
2022-03-17x86: never set i386_cpu_flags' "unused" fieldJan Beulich1-0/+4
2022-03-17x86: drop L1OM/K1OM support from gasJan Beulich1-6/+0
2022-01-06x86: drop NoAVX insn attributeJan Beulich1-3/+0
2022-01-02Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2021-08-05[PATCH 1/2] Enable Intel AVX512_FP16 instructionsCui,Lili1-0/+11
2021-04-05C99 opcodes configuryAlan Modra1-3/+0
2021-03-30x86: drop seg_entryJan Beulich1-14/+1
2021-03-30x86: drop REGNAM_{AL,AX,EAX}Jan Beulich1-5/+0
2021-03-30x86: adjust st(<N>) parsingJan Beulich1-3/+3
2021-03-29x86: shrink some struct insn_template fieldsJan Beulich1-4/+4
2021-03-24x86: derive opcode length from opcode valueJan Beulich1-3/+0
2021-03-24x86: don't use opcode_length to identify pseudo prefixesJan Beulich1-8/+11
2021-03-23x86: re-number PREFIX_0X<nn>Jan Beulich1-5/+6
2021-03-23x86: re-order two fields of struct insn_templateJan Beulich1-3/+3
2021-03-23x86: split opcode prefix and opcode space representationJan Beulich1-16/+21
2021-03-09x86: fold some prefix related attributes into a single oneJan Beulich1-20/+11
2021-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2020-10-20Add AMD znver3 processor supportGanesh Gopalasubramanian1-0/+9
2020-10-16Enhancement for avx-vnni patchCui,Lili1-3/+3
2020-10-14x86: Support Intel AVX VNNIH.J. Lu1-0/+6
2020-10-14x86: Add support for Intel HRESET instructionLili Cui1-0/+3
2020-10-14x86: Support Intel UINTRLili Cui1-0/+3
2020-10-13x86: Rename VexOpcode to OpcodePrefixH.J. Lu1-2/+12
2020-09-24Add support for Intel TDX instructions.Cui,Lili1-0/+3
2020-09-23Enable support to Intel Keylocker instructionsTerry Guo1-0/+6
2020-07-30x86: Add {disp16} pseudo prefixH.J. Lu1-0/+12
2020-07-10x86: Add support for Intel AMX instructionsLili Cui1-1/+15
2020-07-02x86: Add SwapSourcesH.J. Lu1-0/+4
2020-06-26x86: Rename VecSIB to SIB for Intel AMXH.J. Lu1-6/+6
2020-06-08x86: restrict use of register aliasesJan Beulich1-1/+1
2020-04-07Add support for intel TSXLDTRK instructions$Cui,Lili1-0/+3
2020-04-02Add support for intel SERIALIZE instructionLiliCui1-0/+3
2020-03-06x86: drop Rex64 attributeJan Beulich1-3/+0
2020-03-04x86: support VMGEXITJan Beulich1-0/+3
2020-03-03x86: Replace IgnoreSize/DefaultSize with MnemonicSizeH.J. Lu1-4/+4
2020-02-17x86: Remove CpuABM and add CpuPOPCNTH.J. Lu1-6/+6
2020-02-11x86: drop ShortForm attributeJan Beulich1-3/+0
2020-02-10x86: Accept Intel64 only instruction by defaultH.J. Lu1-6/+11
2020-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2019-11-14x86: fold individual Jump* attributes into a single Jump oneJan Beulich1-11/+8
2019-11-14x86: make JumpAbsolute an insn attributeJan Beulich1-3/+3
2019-11-14x86: make AnySize an insn attributeJan Beulich1-5/+4
2019-11-12x86: fold EsSeg into IsStringJan Beulich1-6/+8
2019-11-12x86: eliminate ImmExt abuseJan Beulich1-2/+3
2019-11-12x86: introduce operand type "instance"Jan Beulich1-11/+14
2019-11-08x86: convert RegMask and RegBND from bitfield to enumeratorJan Beulich1-7/+2
generated by cgit v1.1 at 2024-11-24 13:25:15 +0000