aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-init.h
AgeCommit message (Expand)AuthorFilesLines
2017-03-06Add support for Intel CET instructionsH.J. Lu1-56/+63
2017-01-12Enable Intel AVX512_VPOPCNTDQ instructionsIgor Tsimbalist1-132/+146
2017-01-02Update year range in copyright notice of all files.Alan Modra1-1/+1
2016-11-02Enable Intel AVX512_4VNNIW instructionsIgor Tsimbalist1-130/+144
2016-11-02Enable Intel AVX512_4FMAPS instructionsIgor Tsimbalist1-128/+142
2016-10-21X86: Remove pcommit instructionH.J. Lu1-140/+133
2016-09-07X86: Allow additional ISAs for IAMCU in assemblerH.J. Lu1-7/+0
2016-08-24X86: Add ptwrite instructionH.J. Lu1-129/+136
2016-05-29Add .noavx512XX directives to x86 assemblerH.J. Lu1-0/+63
2016-05-27Update x86 CPU_XXX_FLAGS handlingH.J. Lu1-182/+252
2016-05-27Replace CpuAMD64/CpuIntel64 with AMD64/Intel64H.J. Lu1-110/+110
2016-05-25Enable VREX for all AVX512 directivesH.J. Lu1-38/+38
2016-05-25Enable VREX for AVX512 directivesH.J. Lu1-4/+4
2016-05-25Reimplement .no87/.nommx/.nosse/.noavx directivesH.J. Lu1-1/+8
2016-05-10Enable Intel RDPID instruction.Alexander Fomin1-108/+115
2016-01-01Copyright update for binutilsAlan Modra1-1/+1
2015-12-09Implement Intel OSPKE instructionsH.J. Lu1-107/+114
2015-08-07Remove CpuFMA4 support from CPU_ZNVER1_FLAGS.Amit Pawar1-1/+1
2015-06-30Add support for monitorx/mwaitx instructionsAmit Pawar1-106/+113
2015-05-15Support AMD64/Intel ISAs in assembler/disassemblerH.J. Lu1-106/+106
2015-05-11Add Intel MCU support to opcodesH.J. Lu1-168/+182
2015-03-17Add znver1 processorGanesh Gopalasubramanian1-102/+116
2015-01-02ChangeLog rotatation and copyright year updateAlan Modra1-1/+1
2014-11-17Add AVX512VBMI instructionsIlya Tocar1-104/+111
2014-11-17Add AVX512IFMA instructionsIlya Tocar1-103/+110
2014-11-17Add pcommit instructionIlya Tocar1-99/+205
2014-11-17Add clwb instructionIlya Tocar1-98/+104
2014-07-22Add AVX512DQ instructions and their AVX512VL variants.Ilya Tocar1-137/+143
2014-07-22Add support for AVX512BW instructions and their AVX512VL versions.Ilya Tocar1-136/+142
2014-07-22Add support for AVX512VL. Add AVX512VL versions of AVX512F instructions.Ilya Tocar1-137/+143
2014-04-04Add support for Intel SGX instructionsIlya Tocar1-94/+100
2014-03-05Update copyright yearsAlan Modra1-2/+1
2014-02-21Add support for CPUID PREFETCHWT1Ilya Tocar1-93/+99
2014-02-19Don't output trailing spaceH.J. Lu1-279/+279
2014-02-12Add clflushopt, xsaves, xsavec, xrstorsIlya Tocar1-91/+109
2013-11-08Remove CpuNop from CPU_K6_2_FLAGSH.J. Lu1-1/+1
2013-09-30Add AMD bdver4 support.Saravanan Ekanathan1-0/+6
2013-07-26Add Intel AVX-512 supportH.J. Lu1-229/+268
2013-07-25Support Intel SHAH.J. Lu1-84/+90
2013-07-24Support Intel MPXH.J. Lu1-72/+83
2013-05-15gas/Saravanan Ekanathan1-1/+1
2013-02-19Implement Intel SMAP instructionsH.J. Lu1-82/+88
2013-01-16Add OPERAND_TYPE_IMM32_64H.J. Lu1-1/+6
2012-10-09Add AMD bdver3 support.Nagajyothi Eggone1-0/+6
2012-09-25Add missing Cpu flags in bd and bt coresH.J. Lu1-12/+12
2012-09-20Replace CpuSSE3 with CpuCX16 for cmpxchg16bH.J. Lu1-108/+114
2012-08-17Add AMD btver1 and btver2 supportH.J. Lu1-0/+12
2012-08-10Enable FMA instructions for bdver2H.J. Lu1-1/+1
2012-07-16Implement RDRSEED, ADX and PRFCHW instructionsH.J. Lu1-75/+168
2012-02-08Implement Intel Transactional Synchronization ExtensionsH.J. Lu1-73/+83
generated by cgit v1.1 at 2024-12-15 07:44:08 +0000