aboutsummaryrefslogtreecommitdiff
path: root/opcodes/arm-dis.c
AgeCommit message (Expand)AuthorFilesLines
2016-01-25[PATCH[ARM]Check mapping symbol while backward searching for IT block.Renlin Li1-3/+78
2016-01-12[ARM] Support ARMv8.2 RAS extension.Matthew Wahab1-0/+8
2016-01-01Copyright update for binutilsAlan Modra1-1/+1
2015-12-24Add assembler support for ARMv8-M BaselineThomas Preud'homme1-13/+15
2015-12-24Add assembler support for ARMv8-M MainlineThomas Preud'homme1-12/+18
2015-12-02Fix ldah being disassembled as ldaexhAndre Vieira1-1/+1
2015-11-23opcodes: handle mach-o for thumb/arm disambiguation.Tristan Gingold1-0/+8
2015-08-13Fixes for unpredictable nops and 26-bit versions of teq,tst,cmn,cmp.Andre Vieira1-3/+11
2015-08-12Remove trailing spaces in opcodesH.J. Lu1-57/+57
2015-07-16Updates the ARM disassembler's output of floating point constants to include ...Alessandro Marzocchi1-2/+33
2015-06-16Fixes a compile time warnng about left shifting a negative value.Szabolcs Nagy1-1/+1
2015-06-02[ARM] Support for ARMv8.1 Adv.SIMD extensionMatthew Wahab1-0/+19
2015-06-02[ARM] Add support for ARMv8.1 PAN extensionMatthew Wahab1-0/+5
2015-06-02[ARM] Rework CPU feature selection in the disassemblerMatthew Wahab1-29/+26
2015-04-15[ARM] Disassembles SSAT and SSAT16 instructions incorrectly for Thumb-2Renlin Li1-2/+8
2015-03-24Extend arm_feature_set struct to provide more bitsTerry Guo1-1294/+2530
2015-03-03[ARM] Skip private symbol when doing objdumpJiong Wang1-2/+5
2015-01-02ChangeLog rotatation and copyright year updateAlan Modra1-1/+1
2014-08-22ARM/opcodes: Fix negative hexadecimal offset disassemblyMaciej W. Rozycki1-0/+2
2014-03-05Update copyright yearsAlan Modra1-1/+1
2013-10-15Fix neon vshll disassembly.Ramana Radhakrishnan1-3/+3
2013-09-04 PR gas/15914Nick Clifton1-3/+16
2013-03-11Add support for AArch32 CRC instruction in ARMv8.Kyrylo Tkachov1-1/+21
2013-02-112013-02-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>Richard Earnshaw1-2/+2
2012-10-112012-10-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>Richard Earnshaw1-5/+5
2012-09-182012-09-18 Kyrylo Tkachov <kyrylo.tkachov@arm.com>Richard Earnshaw1-28/+28
2012-08-24 * gas/config/tc-arm.c (ARM_ENC_TAB): Add sha1h and sha2op entries.Matthew Gretton-Dann1-0/+3
2012-08-24 * gas/config/tc-arm.c (NEON_ENC_TAB): Add sha3op entry.Matthew Gretton-Dann1-0/+7
2012-08-24 * gas/config/tc-arm.c (neon_type_mask): Add P64 type.Matthew Gretton-Dann1-0/+1
2012-08-24 * gas/config/tc-arm.c (NEON_ENC_TAB): Add aes entry.Matthew Gretton-Dann1-0/+4
2012-08-24 * gas/config/tc-arm.c (el_type_type_check): Add handling for 16-bitMatthew Gretton-Dann1-0/+2
2012-08-24 * gas/config/tc-arm.c (NEON_ENC_TAB): Add vrint entries.Matthew Gretton-Dann1-0/+5
2012-08-24 * gas/config/tc-arm.c (NEON_ENC_TAB): Add vcvta entry.Matthew Gretton-Dann1-1/+4
2012-08-24 * gas/config/tc-arm.c (NEON_ENC_TAB): Add vmaxnm, vminnm entries.Matthew Gretton-Dann1-0/+6
2012-08-24 * gas/config/tc-arm.c (NEON_ENC_TAB): Add entries for VSEL.Matthew Gretton-Dann1-0/+30
2012-08-24 * gas/config/tc-arm.c (do_rm_rn): New function.Matthew Gretton-Dann1-1/+34
2012-08-24 * gas/config/tc-arm.c (do_t_bkpt_hlt1): New function.Matthew Gretton-Dann1-0/+3
2012-08-24 * gas/config/tc-arm.c (insns): Add DCPS instruction.Matthew Gretton-Dann1-0/+1
2012-08-24 * gas/config/tc-arm.c (T16_32_TAB): Add _sevl.Matthew Gretton-Dann1-0/+9
2012-08-24 * gas/config/tc-arm.c (asm_barrier_opt): Add arch field.Matthew Gretton-Dann1-27/+35
2012-08-24 * opcodes/arm-dis.c (COND_UNCOND): New constant.Matthew Gretton-Dann1-4/+24
2012-07-24 PR binutils/13135Nick Clifton1-28/+29
2012-05-16 * arm-dis.c (arm_opcodes): Don't disassemble STMFD/LDMIA sp!, {reg}Nick Clifton1-0/+34
2012-05-11 PR binutils/14006Nick Clifton1-3/+13
2011-10-18 Jie Zhang <jie@codesourcery.com>Julian Brown1-6/+16
2011-07-12 * arm-dis.c (print_insn_arm): Revert previous, undocumented,Nick Clifton1-3/+0
2011-07-01 PR binutils/12329Nick Clifton1-0/+3
2011-06-03 PR binutils/12752Nick Clifton1-8/+8
2011-06-02 gas/Nathan Sidwell1-37/+46
2011-06-02Fix spelling mistakes.Nick Clifton1-3/+3