aboutsummaryrefslogtreecommitdiff
path: root/opcodes/aarch64-opc.c
AgeCommit message (Expand)AuthorFilesLines
2023-11-16aarch64: Add new AT system instructions.Srinath Parvathaneni1-0/+9
2023-11-16aarch64: Add SLC target for PRFM instruction.Srinath Parvathaneni1-6/+6
2023-11-09aarch64: Fix error in THE system register checkingVictor Do Nascimento1-1/+1
2023-11-07aarch64: Add LSE128 instruction operand supportVictor Do Nascimento1-0/+4
2023-11-07aarch64: Add THE system register supportVictor Do Nascimento1-0/+5
2023-11-02aarch64: Add support for GCSB DSYNC instruction.Srinath Parvathaneni1-0/+5
2023-11-02aarch64: Add support for Check Feature Status Extension.Srinath Parvathaneni1-0/+4
2023-10-04aarch64: Refactor system register dataVictor Do Nascimento1-1068/+20
2023-10-04aarch64: system register aliasing detectionVictor Do Nascimento1-1/+8
2023-09-26aarch64: Restructure feature flag handlingRichard Sandiford1-29/+25
2023-08-22aarch64: Improve naming conventions for A and R-profile architectureVictor Do Nascimento1-135/+135
2023-03-30aarch64: Add the RPRFM instructionRichard Sandiford1-0/+23
2023-03-30aarch64: Add new SVE dot-product instructionsRichard Sandiford1-0/+3
2023-03-30aarch64: Add the SME2 shift instructionsRichard Sandiford1-0/+12
2023-03-30aarch64: Add the SME2 saturating conversion instructionsRichard Sandiford1-0/+1
2023-03-30aarch64: Add the SME2 MLALL and MLSLL instructionsRichard Sandiford1-0/+22
2023-03-30aarch64: Add the SME2 MLAL and MLSL instructionsRichard Sandiford1-0/+21
2023-03-30aarch64: Add the SME2 FMLA and FMLS instructionsRichard Sandiford1-0/+12
2023-03-30aarch64: Add the SME2 ADD and SUB instructionsRichard Sandiford1-17/+54
2023-03-30aarch64: Add the SME2 ZT0 instructionsRichard Sandiford1-2/+57
2023-03-30aarch64: Add the SME2 predicate-related instructionsRichard Sandiford1-4/+58
2023-03-30aarch64: Add the SME2 multivector LD1 and ST1 instructionsRichard Sandiford1-4/+44
2023-03-30aarch64: Add the SME2 MOVA instructionsRichard Sandiford1-4/+75
2023-03-30aarch64: Add support for predicate-as-counter registersRichard Sandiford1-0/+13
2023-03-30aarch64; Add support for vector offset rangesRichard Sandiford1-9/+48
2023-03-30aarch64: Add support for vgx2 and vgx4Richard Sandiford1-8/+41
2023-03-30aarch64: Add _off4 suffix to AARCH64_OPND_SME_ZA_arrayRichard Sandiford1-3/+3
2023-03-30aarch64: Add a _10 suffix to FLD_imm3Richard Sandiford1-1/+1
2023-03-30aarch64: Prefer register ranges & support wrappingRichard Sandiford1-1/+1
2023-03-30aarch64: Add support for strided register listsRichard Sandiford1-23/+51
2023-03-30aarch64: Sort fields alphanumericallyRichard Sandiford1-81/+81
2023-03-30aarch64: Resync field namesRichard Sandiford1-7/+7
2023-03-30aarch64: Regularise FLD_* suffixesRichard Sandiford1-8/+8
2023-03-30aarch64: Add a aarch64_cpu_supports_inst_p helperRichard Sandiford1-0/+13
2023-03-30aarch64: Try to report invalid variants against the closest matchRichard Sandiford1-17/+27
2023-03-30aarch64: Make AARCH64_OPDE_REG_LIST take a bitfieldRichard Sandiford1-1/+1
2023-03-30aarch64: Add an operand class for SVE register listsRichard Sandiford1-10/+9
2023-03-30aarch64: Commonise checks for index operandsRichard Sandiford1-18/+32
2023-03-30aarch64: Add an error code for out-of-range registersRichard Sandiford1-6/+14
2023-03-30aarch64: Move w12-w15 range check to libopcodesRichard Sandiford1-6/+20
2023-03-30aarch64: Move ZA range checks to aarch64-opc.cRichard Sandiford1-0/+45
2023-03-30aarch64: Make indexed_za use 64-bit immediatesRichard Sandiford1-3/+3
2023-03-30aarch64: Rename za_tile_vector to za_indexRichard Sandiford1-10/+10
2023-03-30aarch64: Restrict range of PRFM opcodesRichard Sandiford1-0/+9
2023-02-28[Aarch64] Add Binutils support for MECRichard Ball1-0/+9
2023-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2022-11-14aarch64: Add support for Common Short Sequence Compression extensionAndre Vieira1-0/+5
2022-10-17aarch64: Tweak handling of F_STRICTRichard Sandiford1-17/+8
2022-07-29libopcodes/aarch64: add support for disassembler stylingAndrew Burgess1-145/+300
2022-06-29opcodes/aarch64: split off creation of comment text in disassemblerAndrew Burgess1-6/+16
generated by cgit v1.1 at 2024-12-03 08:32:18 +0000