| Age | Commit message (Expand) | Author | Files | Lines |
|---|
| 2018-11-12 | [BINUTILS, AARCH64, 6/8] Add Tag getting instruction in Memory Tagging Extension | Sudakshina Das | 1 | -346/+348 |
| 2018-11-12 | [BINUTILS, AARCH64, 5/8] Add Tag getting instruction in Memory Tagging Extension | Sudakshina Das | 1 | -316/+316 |
| 2018-11-12 | [BINUTILS, AARCH64, 4/8] Add Tag setting instructions in Memory Tagging Exten... | Sudakshina Das | 1 | -386/+388 |
| 2018-11-12 | [BINUTILS, AARCH64, 3/8] Add Pointer Arithmetic instructions in Memory Taggin... | Sudakshina Das | 1 | -356/+360 |
| 2018-11-12 | [BINUTILS, AARCH64, 2/8] Add Tag generation instructions in Memory Tagging Ex... | Sudakshina Das | 1 | -533/+535 |
| 2018-10-09 | [PATCH, BINUTILS, AARCH64, 7/9] Add BTI instruction | Sudakshina Das | 1 | -151/+153 |
| 2018-10-09 | [PATCH, BINUTILS, AARCH64, 4/9] Add Execution and Data Restriction instructions | Sudakshina Das | 1 | -135/+139 |
| 2018-10-09 | [PATCH, BINUTILS, AARCH64, 3/9] Add instruction SB for ARMv8.5-A | Sudakshina Das | 1 | -93/+93 |
| 2018-10-09 | [PATCH, BINUTILS, AARCH64, 2/9] Add Data procoessing instructions for ARMv8.5-A | Sudakshina Das | 1 | -450/+450 |
| 2018-07-12 | This patch adds support for the SSBB and PSSBB speculation barrier instructio... | Nick Clifton | 1 | -94/+99 |
| 2018-06-29 | Fix AArch64 encodings for by element instructions. | Tamar Christina | 1 | -68/+69 |
| 2018-06-22 | Correct negs aliasing on AArch64. | Tamar Christina | 1 | -1/+1 |
| 2018-05-15 | Modify AArch64 Assembly and disassembly functions to be able to fail and repo... | Tamar Christina | 1 | -59/+60 |
| 2018-03-28 | Enhance the AARCH64 assembler to support LDFF1xx instructions which use REG+R... | Nick Clifton | 1 | -56/+57 |
| 2018-01-09 | Add support for the AArch64's CSDB instruction. | James Greenhalgh | 1 | -105/+106 |
| 2018-01-03 | Update year range in copyright notice of binutils files | Alan Modra | 1 | -1/+1 |
| 2017-11-09 | Adds the new Fields and Operand types for the new instructions in Armv8.4-a. | Tamar Christina | 1 | -88/+94 |
| 2017-02-24 | [AArch64] Additional SVE instructions | Richard Sandiford | 1 | -72/+81 |
| 2017-01-02 | Update year range in copyright notice of all files. | Alan Modra | 1 | -1/+1 |
| 2016-12-13 | [Binutils][AARCH64]Remove Cn register for coprocessor CRn, CRm field | Renlin Li | 1 | -2/+2 |
| 2016-11-18 | [AArch64] Add ARMv8.3 FCMLA and FCADD instructions | Szabolcs Nagy | 1 | -506/+510 |
| 2016-11-18 | [AArch64] Add ARMv8.3 weaker release consistency load instructions | Szabolcs Nagy | 1 | -318/+318 |
| 2016-11-18 | [AArch64] Add ARMv8.3 javascript floating-point conversion instruction | Szabolcs Nagy | 1 | -306/+306 |
| 2016-11-18 | [AArch64] Add ARMv8.3 combined pointer authentication load instructions | Szabolcs Nagy | 1 | -324/+326 |
| 2016-11-11 | [AArch64] Add ARMv8.3 combined pointer authentication branch instructions | Szabolcs Nagy | 1 | -406/+406 |
| 2016-11-11 | [AArch64] Add ARMv8.3 PACGA instruction | Szabolcs Nagy | 1 | -399/+400 |
| 2016-11-11 | [AArch64] Add ARMv8.3 single source PAC instructions | Szabolcs Nagy | 1 | -389/+389 |
| 2016-11-11 | [AArch64] Add ARMv8.3 instructions which are in the NOP space | Szabolcs Nagy | 1 | -127/+140 |
| 2016-09-21 | [AArch64][SVE 31/32] Add SVE instructions | Richard Sandiford | 1 | -0/+119 |
| 2016-09-21 | [AArch64][SVE 29/32] Add new SVE core & FP register operands | Richard Sandiford | 1 | -10/+16 |
| 2016-09-21 | [AArch64][SVE 28/32] Add SVE FP immediate operands | Richard Sandiford | 1 | -25/+32 |
| 2016-09-21 | [AArch64][SVE 27/32] Add SVE integer immediate operands | Richard Sandiford | 1 | -38/+62 |
| 2016-09-21 | [AArch64][SVE 26/32] Add SVE MUL VL addressing modes | Richard Sandiford | 1 | -18/+27 |
| 2016-09-21 | [AArch64][SVE 25/32] Add support for SVE addressing modes | Richard Sandiford | 1 | -19/+57 |
| 2016-09-21 | [AArch64][SVE 24/32] Add AARCH64_OPND_SVE_PATTERN_SCALED | Richard Sandiford | 1 | -6/+8 |
| 2016-09-21 | [AArch64][SVE 23/32] Add SVE pattern and prfop operands | Richard Sandiford | 1 | -5/+7 |
| 2016-09-21 | [AArch64][SVE 21/32] Add Zn and Pn registers | Richard Sandiford | 1 | -0/+20 |
| 2016-09-21 | [AArch64][SVE 16/32] Use specific insert/extract methods for fpimm | Richard Sandiford | 1 | -1/+2 |
| 2016-01-01 | Copyright update for binutils | Alan Modra | 1 | -1/+1 |
| 2015-12-14 | [AArch64][PATCH 14/14] Support FP16 Adv.SIMD Scalar Shift By Immediate instru... | Matthew Wahab | 1 | -304/+304 |
| 2015-12-14 | [AArch64][PATCH 13/14] Support FP16 Adv.SIMD Shift By Immediate instructions. | Matthew Wahab | 1 | -316/+316 |
| 2015-12-14 | [AArch64][PATCH 12/14] Support FP16 Adv.SIMD Scalar Pairwise instructions. | Matthew Wahab | 1 | -304/+304 |
| 2015-12-14 | [AArch64][PATCH 9/14] Support FP16 Adv.SIMD Modified Immediate instructions. | Matthew Wahab | 1 | -344/+344 |
| 2015-12-14 | [AArch64][PATCH 8/14] Support FP16 Adv.SIMD Across Lanes instructions. | Matthew Wahab | 1 | -343/+343 |
| 2015-12-14 | [AArch64][PATCH 7/14] Support FP16 Scalar Indexed Element instructions. | Matthew Wahab | 1 | -308/+308 |
| 2015-12-14 | [AArch64][PATCH 6/14] Support FP16 Vector Indexed Element instructions. | Matthew Wahab | 1 | -343/+343 |
| 2015-12-14 | [AArch64][PATCH 5/14] Support FP16 Scalar Two Register Misc. instructions. | Matthew Wahab | 1 | -308/+308 |
| 2015-12-14 | [AArch64][PATCH 4/14] Support FP16 Vector Two Register Misc. instructions. | Matthew Wahab | 1 | -332/+332 |
| 2015-12-14 | [AArch64][PATCH 3/14] Support ARMv8.2 FP16 Scalar Three Same instructions. | Matthew Wahab | 1 | -304/+304 |
| 2015-12-14 | [AArch64][PATCH 2/14] Support ARMv8.2 FP16 Vector Three Same instructions. | Matthew Wahab | 1 | -328/+328 |
