aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2013-06-21 * msp430-decode.opc: New.Nick Clifton1-0/+12
2013-06-20bfd/Yufeng Zhang1-0/+6
2013-06-172013-06-17 Catherine Moore <clm@codesourcery.com>Catherine Moore1-0/+14
2013-06-17 * Makefile.am (mips-opc.lo): Add rules to create automaticAlan Modra1-0/+7
2013-06-14* rx-decode.opc (rx_decode_opcode): Bit operations onDJ Delorie1-0/+6
2013-06-132013-06-13 Chao-ying Fu <Chao-ying.Fu@imgtec.com>Chao-ying Fu1-0/+10
2013-06-102013-06-09 Sandra Loosemore <sandra@codesourcery.com>Sandra Loosemore1-0/+5
2013-06-08gas/Richard Sandiford1-0/+12
2013-05-24opcodes/Richard Sandiford1-0/+4
2013-05-232013-05-23 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>Andreas Krebbel1-0/+5
2013-05-22include/opcode/Richard Sandiford1-0/+4
2013-05-21opcodes/Peter Bergner1-0/+25
2013-05-17 * ia64-raw.tbl: Replace non-ASCII char.Alan Modra1-0/+6
2013-05-15gas/Saravanan Ekanathan1-0/+5
2013-05-13gas/Yufeng Zhang1-0/+6
2013-05-10binutils/ChangeLog:Andrew Pinski1-0/+13
2013-05-09 * ppc-opc.c (extract_vlesi): Properly sign extend.Alan Modra1-0/+5
2013-05-02 * archures.c: Add some more MSP430 machine numbers.Nick Clifton1-0/+4
2013-04-242013-04-24 Sandra Loosemore <sandra@codesourcery.com>Sandra Loosemore1-0/+5
2013-04-17 PR binutils/15369Nick Clifton1-0/+7
2013-04-10opcodes/Jan Kratochvil1-0/+5
2013-04-08gas/testsuite/Jan Beulich1-0/+5
2013-04-06Increase the accuracy of sparc instruction aliases.David S. Miller1-0/+12
2013-04-03 * elf32-v850.c (v850_elf_is_target_special_symbol): New function.Nick Clifton1-0/+22
2013-03-27Properly check address mode for SIBH.J. Lu1-0/+6
2013-03-27 PR binutils/15068Nick Clifton1-0/+5
2013-03-20* include/opcode/tic6x.h: add tic6x_coding_dreg_(msb|lsb) field coding type inNick Clifton1-1/+10
2013-03-12Eliminate warning message.Michael Eager1-0/+4
2013-03-122013-03-11 Sebastian Huber <sebastian.huber@embedded-brains.de>Sandra Loosemore1-0/+4
2013-03-122013-03-11 Sebastian Huber <sebastian.huber@embedded-brains.de>Sandra Loosemore1-0/+4
2013-03-122013-03-11 Sebastian Huber <sebastian.huber@embedded-brains.de>Sandra Loosemore1-0/+4
2013-03-11Add support for AArch32 CRC instruction in ARMv8.Kyrylo Tkachov1-0/+6
2013-03-08 PR binutils/15241Nick Clifton1-0/+4
2013-03-02Add RegRex64 to rizH.J. Lu1-0/+5
2013-02-28include/opcode/Yufeng Zhang1-0/+11
2013-02-27 * rl78-decode.opc (rl78_decode_opcode): Fix typo.Alan Modra1-0/+5
2013-02-25 * rl78-decode.opc: Fix encoding of DIVWU insn.Nick Clifton1-0/+5
2013-02-19Implement Intel SMAP instructionsH.J. Lu1-0/+16
2013-02-15 * metag-dis.c: Initialize outf->bytes_per_chunk to 4Nick Clifton1-0/+6
2013-02-14opcodes/Yufeng Zhang1-0/+6
2013-02-13Correct ChangeLog dates.Maciej W. Rozycki1-1/+1
2013-02-13 opcodes/Maciej W. Rozycki1-0/+5
2013-02-112013-02-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>Richard Earnshaw1-0/+4
2013-02-09gas/Richard Sandiford1-0/+6
2013-02-062013-02-06 Sandra Loosemore <sandra@codesourcery.com>Sandra Loosemore1-0/+15
2013-02-04 * po/POTFILES.in: Regenerate.Alan Modra1-0/+6
2013-01-30include/opcode/Yufeng Zhang1-0/+15
2013-01-24Add support for V850E3V5 architectureNick Clifton1-1/+6
2013-01-17include/opcode/Yufeng Zhang1-0/+13
2013-01-16Add OPERAND_TYPE_IMM32_64H.J. Lu1-0/+7
generated by cgit v1.1 at 2024-11-23 13:23:34 +0000