aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2013-01-24Add support for V850E3V5 architectureNick Clifton1-1/+6
2013-01-17include/opcode/Yufeng Zhang1-0/+13
2013-01-16Add OPERAND_TYPE_IMM32_64H.J. Lu1-0/+7
2013-01-15 * config/tc-v850.c (md_assemble): Allow signed values forNick Clifton1-0/+6
2013-01-14 * metag-dis.c (REG_WIDTH): Increase to 64.Nick Clifton1-0/+4
2013-01-11include/opcode/Peter Bergner1-0/+11
2013-01-10 * common.h: Fix case of "Meta".Nick Clifton1-0/+9
2013-01-07 (make_instruction): Rename to cr16_make_instruction.Nick Clifton1-0/+5
2013-01-04 * archures.c: Add support for MIPS r5900Nick Clifton1-0/+20
2013-01-04opcodes/Yufeng Zhang1-2/+11
2013-01-04 * aarch64-opc.c (aarch64_prfops): Update to support PLIL1KEEP,Nick Clifton1-0/+5
2013-01-02Update copyright year to 2013H.J. Lu1-0/+4
2013-01-02opcodes/ChangeLogNick Clifton1-1052/+7
2012-12-17Add copyright noticesNick Clifton1-0/+13
2012-12-13 PR binutils/14950Alan Modra1-0/+6
2012-12-10Add copyright noticesNick Clifton1-0/+6
2012-11-302012-11-30 Oleg Raikhman <oleg@adapteva.com>Joern Rennecke1-0/+5
2012-11-29opcodes/Roland McGrath1-1/+5
2012-11-29opcodes/Changelog:Michael Eager1-0/+6
2012-11-23include/opcode/Alan Modra1-0/+8
2012-11-21Add swap byte (swapb) and swap halfword (swaph) opcodes.Michael Eager1-0/+5
2012-11-21Add stack high register and stack low register for MicroBlazeMichael Eager1-0/+5
2012-11-20Fix opcode for 64-bit jecxzH.J. Lu1-0/+7
2012-11-202012-11-20 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>Andreas Krebbel1-0/+4
2012-11-14opcodes/Michael Eager1-0/+11
2012-11-14Add clz opcode.Michael Eager1-0/+5
2012-11-14Add the endian reversing versions of load/store instructions;Michael Eager1-0/+7
2012-11-092012-11-09 Nick Clifton <nickc@redhat.com>Nick Clifton1-0/+6
2012-11-09Remove trailing redundant `;'H.J. Lu1-0/+5
2012-11-08Regenerate.Alan Modra1-0/+4
2012-11-05 * configure.in: Apply 2012-09-10 change to config.in here.Alan Modra1-1/+6
2012-10-262012-10-26 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>Andreas Krebbel1-0/+6
2012-10-26gas/testsuite:Christian Groessler1-0/+7
2012-10-26 * ppc-opc (powerpc_opcodes): "lfdp" and "stfdp" use DS offset.Alan Modra1-0/+4
2012-10-24gas/testsuite/Roland McGrath1-0/+5
2012-10-22opcodes/Peter Bergner1-0/+4
2012-10-18 * tic54x-dis.c (print_instruction): Don't use K&R style.Tom Tromey1-0/+7
2012-10-18 * aarch64-asm.c (aarch64_ins_ldst_reglist): InitializeKai Tietz1-0/+10
2012-10-15Updated the system register table.Yufeng Zhang1-0/+5
2012-10-15Added the changelog for the previous commit.Yufeng Zhang1-0/+6
2012-10-112012-10-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>Richard Earnshaw1-0/+5
2012-10-09Add AMD bdver3 support.Nagajyothi Eggone1-0/+5
2012-10-05opcodes/Peter Bergner1-0/+7
2012-10-04 * v850-dis.c (disassemble): Place square parentheses around secondNick Clifton1-2/+7
2012-10-042012-10-04 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>Andreas Krebbel1-0/+6
2012-09-28Don't abort() when disassembling bad moxie instructions.Anthony Green1-0/+5
2012-09-25Add missing Cpu flags in bd and bt coresH.J. Lu1-0/+7
2012-09-20Replace CpuSSE3 with CpuCX16 for cmpxchg16bH.J. Lu1-1/+14
2012-09-182012-09-18 Kyrylo Tkachov <kyrylo.tkachov@arm.com>Richard Earnshaw1-0/+5
2012-09-18 opcodes/Maciej W. Rozycki1-0/+5
generated by cgit v1.1 at 2024-12-21 09:21:14 +0000