aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2017-07-14binutils/objdump: Fix disassemble for huge elf sectionsRavi Bangoria1-0/+5
2017-07-12Update PO filesAlan Modra1-0/+18
2017-07-11Mark generated cgen files read-onlyAlan Modra1-0/+99
2017-07-07Move print_insn_XXX to an opcodes internal header, againAlan Modra1-0/+6
2017-07-05X86: Disassemble primary opcode map's group 2 ModRM.reg == 6 aliases correctlyBorislav Petkov1-0/+4
2017-07-05Fixup changelog entries for previous commitRamana Radhakrishnan1-0/+5
2017-07-04Regenerate configure.Tristan Gingold1-0/+4
2017-07-03Regenerate pot files.Tristan Gingold1-0/+4
2017-06-30MIPS/opcodes: Reorder LSA and DLSA instructionsMaciej W. Rozycki1-0/+5
2017-06-30MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor support (ChangeLog)Maciej W. Rozycki1-1/+1
2017-06-30MIPS: Add microMIPS XPA supportMaciej W. Rozycki1-0/+7
2017-06-30MIPS: Add microMIPS R5 supportMaciej W. Rozycki1-0/+6
2017-06-30MIPS: Fix XPA base and Virtualization ASE instruction handlingMaciej W. Rozycki1-0/+12
2017-06-30MIPS/opcodes: Correctly combine ASE flags for ASE_MIPS16E2_MT calculationMaciej W. Rozycki1-0/+7
2017-06-29[ARC] Use FOR_EACH_DISASSEMBLER_OPTION to iterate over optionsAnton Kolesov1-0/+5
2017-06-29[ARC] Fix handling of cpu=... disassembler option valueAnton Kolesov1-0/+6
2017-06-28[AArch64] Add dot product support for AArch64 to binutilsTamar Christina1-0/+9
2017-06-28[ARM] Assembler and disassembler support Dot Product ExtensionJiong Wang1-0/+4
2017-06-28MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor supportMaciej W. Rozycki1-0/+21
2017-06-23RISC-V: Fix SLTI disassemblyAndrew Waterman1-0/+5
2017-06-21x86: CET v2.0: Update incssp and setssbsyH.J. Lu1-0/+15
2017-06-21x86: CET v2.0: Rename savessp to saveprevsspH.J. Lu1-0/+6
2017-06-21x86: CET v2.0: Update NOTRACK prefixH.J. Lu1-0/+7
2017-06-19Prevent address violation when attempting to disassemble a corrupt score binary.Nick Clifton1-0/+5
2017-06-17Regen rx-decode.cAlan Modra1-0/+4
2017-06-15i386-dis: Check valid bnd registerH.J. Lu1-0/+6
2017-06-15Prevent address violation problem when disassembling corrupt aarch64 binary.Nick Clifton1-0/+6
2017-06-15Fix address violation when disassembling a corrupt RL78 binary.Nick Clifton1-0/+9
2017-06-15Prevent invalid array accesses when disassembling a corrupt bfin binary.Nick Clifton1-0/+8
2017-06-14Fix seg-fault when trying to disassemble a corrupt score binary.Nick Clifton1-0/+5
2017-06-14Don't use print_insn_XXX in GDBYao Qi1-0/+13
2017-06-14Fix address violation problems when disassembling a corrupt RX binary.Nick Clifton1-0/+9
2017-06-14[opcodes][arm] Remove bogus entry added by accident in former patchAndre Vieira1-0/+4
2017-05-30[ARC] Allow CPU to be enforced via disassemble_info optionsAnton Kolesov1-0/+9
2017-05-24Move print_insn_XXX to an opcodes internal headerYao Qi1-0/+28
2017-05-24Use disassemble.c:disassembler select rl78 disassemblerYao Qi1-0/+5
2017-05-24Refactor disassembler selectionYao Qi1-0/+5
2017-05-22x86: Add NOTRACK prefix supportH.J. Lu1-0/+16
2017-05-19binutils: support for the SPARC M8 processorJose E. Marchesi1-0/+37
2017-05-18Don't compare boolean values against TRUE or FALSEAlan Modra1-0/+7
2017-05-15MIPS16e2: Add MIPS16e2 ASE supportMaciej W. Rozycki1-0/+28
2017-05-15MIPS/opcodes: Remove an incorrect MT ASE reference in MFC0/MTC0 decodingMaciej W. Rozycki1-0/+5
2017-05-12MIPS16/opcodes: Make the handling of BREAK and SDBBP consistentMaciej W. Rozycki1-0/+6
2017-05-12MIPS/opcodes: Mark descriptive SYNC mnemonics as aliasesMaciej W. Rozycki1-0/+8
2017-05-10[ARC] Object attributes.Claudiu Zissulescu1-0/+7
2017-05-04RISC-V: Fix disassemble for c.li, c.andi and c.addiwKito Cheng1-0/+4
2017-05-02RISC-V: Change CALL macro to use ra as the temporary address registerMichael Clark1-0/+5
2017-05-02MIPS16/opcodes: Keep the LSB of PC-relative offsets in disassemblyMaciej W. Rozycki1-0/+5
2017-05-02Fix value in comment of disassembled ARM type A opcodes.Bernd Edlinger1-0/+4
2017-04-25[ARC] Enhance enter/leave mnemonics.Claudiu Zissulescu1-0/+7
generated by cgit v1.1 at 2024-11-27 00:08:08 +0000