aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2014-02-21Add support for CPUID PREFETCHWT1Ilya Tocar1-0/+10
2014-02-20Change cpu for vptestnmd and vptestnmq instructions.Ilya Tocar1-0/+6
2014-02-19Don't output trailing spaceH.J. Lu1-0/+8
2014-02-12Add clflushopt, xsaves, xsavec, xrstorsIlya Tocar1-0/+16
2014-02-10binutils potfiles regenAlan Modra1-0/+5
2014-01-30Fix shift for AVX512F gather/scatter instructionsMichael Zolotukhin1-0/+7
2014-01-09Fix buffer underrun in i386-dis.c.Roland McGrath1-0/+6
2014-01-08Update copyright year to 2014H.J. Lu1-0/+4
2014-01-08New Year - binutils ChangeLog rotationH.J. Lu1-1352/+2
2014-01-06* nds32-asm.c (parse_operand): Fix out-of-range integer constant.Maciej W. Rozycki1-0/+4
2013-12-18Add system register and embedded debug register support.Kuan-Lin Chen1-0/+6
2013-12-17Properly handle ljmp/lcall with invalid MODRM byteMichael Zolotukhin1-0/+7
2013-12-16Add support to show the symbolic names of the MIPS CP1 registers.Andrew Bennett1-0/+14
2013-12-16Range of element index is too large on MIPS MSA element selection instructions.Andrew Bennett1-0/+11
2013-12-132013-12-13 Jan-Benedict Glaw <jbglaw@lug-owl.de>Jan-Benedict Glaw1-0/+4
2013-12-13Add support for Andes NDS32:Kuan-Lin Chen1-0/+14
2013-12-05 * s390-mkopc.c (dumpTable): Provide a format string to printf soNick Clifton1-0/+6
2013-11-20gas/testsuite/Yufeng Zhang1-0/+4
2013-11-192013-11-19 Catherine Moore <clm@codesourcery.com>Catherine Moore1-0/+6
2013-11-18Revert "Add support for AArch64 trace unit registers."Yufeng Zhang1-0/+12
2013-11-15gas/Yufeng Zhang1-0/+8
2013-11-15MIPS/opcodes: Add MFCR and MTCR data dependenciesMaciej W. Rozycki1-0/+5
2013-11-11Fix ChangeLog entries from earlier commit.Catherine Moore1-0/+11
2013-11-08Remove CpuNop from CPU_K6_2_FLAGSH.J. Lu1-0/+6
2013-11-05gas/Yufeng Zhang1-0/+8
2013-11-05gas/Yufeng Zhang1-0/+14
2013-11-05opcodes/Yufeng Zhang1-0/+6
2013-10-30S/390: Disassemble 31-bit binaries with "zarch" opcode set by defaultAndreas Arnez1-0/+5
2013-10-15Fix neon vshll disassembly.Ramana Radhakrishnan1-0/+4
2013-10-142013-10-14 Chao-ying Fu <Chao-ying.Fu@imgtec.com>Chao-ying Fu1-0/+22
2013-10-142013-10-13 Sandra Loosemore <sandra@codesourcery.com>Sandra Loosemore1-0/+5
2013-10-12Only allow 32-bit/64-bit registers for bndcl/bndcu/bndcnH.J. Lu1-0/+10
2013-10-11 * Removed short_hand field from opcode table andSean Keys1-0/+6
2013-10-11opcodes/Roland McGrath1-0/+5
2013-10-10opcodes/Roland McGrath1-0/+5
2013-10-10opcodes/Roland McGrath1-0/+5
2013-10-08opcodes/Jan Beulich1-0/+7
2013-10-072013-10-07 Chao-ying Fu <Chao-ying.Fu@imgtec.com>Chao-ying Fu1-0/+4
2013-09-30Add Size64 to movq/vmovq with Reg64 operandH.J. Lu1-0/+5
2013-09-30Add AMD bdver4 support.Saravanan Ekanathan1-0/+5
2013-09-20 * libtool.m4 (_LT_ENABLE_LOCK <ld -m flags>): Remove non-canonicalAlan Modra1-0/+4
2013-09-17opcodes/Richard Sandiford1-0/+4
2013-09-04 PR gas/15914Nick Clifton1-0/+8
2013-09-022013-09-02 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>Andreas Krebbel1-0/+6
2013-08-28 * aarch64-opc.c (aarch64_logical_immediate_p): Return FALSE if theNick Clifton1-0/+5
2013-08-23 opcodes/Maciej W. Rozycki1-0/+5
2013-08-23 PR binutils/15834Nick Clifton1-0/+7
2013-08-19include/opcode/Richard Sandiford1-0/+7
2013-08-19include/opcode/Richard Sandiford1-0/+9
2013-08-19Remove PREFIX_EVEX_0F3A3E and PREFIX_EVEX_0F3A3FH.J. Lu1-0/+6
generated by cgit v1.1 at 2024-12-11 08:34:32 +0000