aboutsummaryrefslogtreecommitdiff
path: root/ld/testsuite/ld-aarch64/aarch64-elf.exp
AgeCommit message (Expand)AuthorFilesLines
2017-06-16[AArch64] Use SYMBOL_REFERENCES_LOCAL in one symbol checkJiong Wang1-1/+1
2017-06-15[AArch64] Allow COPY relocation eliminationJiong Wang1-0/+4
2017-06-09Revert "[AArch64] Allow COPY relocation elimination"Jiong Wang1-2/+0
2017-06-08[AArch64] Allow COPY relocation eliminationJiong Wang1-0/+2
2017-01-23Fix AArch64 relocation handling in ILP32 mode.Yury Norov1-1/+13
2017-01-20[AArch64] Optimize .gnu.hash table size for executableJiong Wang1-0/+5
2017-01-02Update year range in copyright notice of all files.Alan Modra1-1/+1
2016-12-14ld: aarch64: fix TLS relaxation where TCB_SIZE is usedYury Norov1-0/+2
2016-12-14Revert "ld: aarch64: fix TLS relaxation where TCB_SIZE is used"Yury Norov1-2/+0
2016-12-14ld: aarch64: fix TLS relaxation where TCB_SIZE is usedYury Norov1-0/+2
2016-12-13[AArch64] Make LD testcases support ILP32 modeJiong Wang1-121/+147
2016-12-01Fix accesses to the GOT for AARCH64 operating in 32-bit mode.Yury Norov1-0/+1
2016-11-10[AArch64] Bind defined symbol locally in PIEJiong Wang1-0/+2
2016-06-24aarch64 ld testsuiteAlan Modra1-10/+8
2016-05-03[AArch64] Also puts value in place for R_AARCH64_RELATIVEJiong Wang1-0/+4
2016-03-07[AArch64] Create .got section if _GLOBAL_OFFSET_TABLE_ referencedJiong Wang1-0/+1
2016-02-26[BFD][AARCH64]Fix MOVW_SABS_G(0,1,2) relocation overflow check.Renlin Li1-0/+3
2016-02-24Revert "ABS32"Renlin Li1-1/+0
2016-02-24ABS32Renlin Li1-0/+1
2016-02-09Add a more helpful warning message to explain why some AArch64 relocations ca...Nick Clifton1-2/+4
2016-02-09Revert "Add a more helpful warning message to explain why some AArch64 reloca...Walfred Tedeschi1-4/+2
2016-02-09Add a more helpful warning message to explain why some AArch64 relocations ca...Nick Clifton1-2/+4
2016-01-21[AArch64] Relax long branch veneer insertion for non STT_FUNC symbolJiong Wang1-1/+2
2016-01-01Copyright update for binutilsAlan Modra1-1/+1
2015-11-12Revert "[LD][AARCH64]Add TLSIE relaxation support under large memory model."Marcus Shawcroft1-1/+0
2015-11-03[LD][AARCH64]Add test cases for big-endian.Renlin Li1-0/+11
2015-10-02[LD][AARCH64]Add TLSIE relaxation support under large memory model.Renlin Li1-0/+1
2015-10-02[LD][AARCH64]Add TLSDESC support for large memory model.Renlin Li1-0/+3
2015-10-02[BFD][AARCH64]Add TLSGD relaxation support under large memory model.Renlin Li1-0/+2
2015-10-02[Binutils][AARCH64]Add TLS IE large memory support.Renlin Li1-0/+1
2015-10-02[LD][AARCH64]Add BFD_RELOC_AARCH64_TLSGD_MOVW_G0_NC support.Renlin Li1-0/+1
2015-10-02[LD][AARCH64]Add BFD_RELOC_AARCH64_TLSGD_MOVW_G1 support.Renlin Li1-0/+1
2015-10-02[LD][AARCH64]Add BFD_RELOC_AARCH64_MOVW_GOTOFF_G0_NC Support.Renlin Li1-1/+2
2015-10-02[LD][AARCH64]Add BFD_RELOC_AARCH64_MOVW_GOTOFF_G1 Support.Renlin Li1-1/+3
2015-10-02[LD][AARCH64]Add BFD_RELOC_AARCH64_LD64_GOTOFF_LO15 Support.Renlin Li1-1/+1
2015-10-01[BFD][AARCH64]Emit single AARCH64_MAP_INSN symbol for the whole plt.Renlin Li1-0/+2
2015-09-09[AArch64] Relax TLS local dynamic traditional into local executableJiong Wang1-0/+2
2015-08-19[AArch64][6/6] LD support TLSLD load/store relocation typesJiong Wang1-0/+12
2015-08-19[AArch64][4/6] LD support TLSLD move/add relocation typesJiong Wang1-0/+14
2015-08-19[AArch64][2/6] LD support BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12_NCJiong Wang1-0/+2
2015-08-12[AArch64] Fix test failures on elf configurationJiong Wang1-2/+9
2015-08-12[AArch64] Rename relocs-257-symbolic-func ld test to relocs-1027-symbolic-func.Thomas Preud'homme1-1/+1
2015-08-11[AArch64] Long branch veneer support far symbol defined by --defsymJiong Wang1-0/+2
2015-08-11[AArch64] PR18668, repair long branch veneer for plt stubJiong Wang1-0/+3
2015-08-11[AArch64][8/8] LD support BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12Jiong Wang1-0/+4
2015-08-11[AArch64][3/8] LD support BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21Jiong Wang1-0/+1
2015-07-27[AArch64] Fix extern protected data handlingSzabolcs Nagy1-0/+1
2015-07-16[AArch64][3/3] LD support BFD_RELOC_AARCH64_TLSLD_ADR_PREL21Jiong Wang1-0/+1
2015-06-23[AArch64] Generate DT_TEXTREL for relocation against read-only sectionJiong Wang1-0/+2
2015-06-17[AArch64] Select correct linker emulation for ILP32 according to endianesJiong Wang1-0/+8
generated by cgit v1.1 at 2024-11-29 04:49:19 +0000